2013
DOI: 10.1109/ted.2013.2278677
|View full text |Cite
|
Sign up to set email alerts
|

Threshold Voltage Shift Due to Charge Trapping in Dielectric-Gated AlGaN/GaN High Electron Mobility Transistors Examined in Au-Free Technology

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

2
30
0

Year Published

2014
2014
2022
2022

Publication Types

Select...
8
1

Relationship

1
8

Authors

Journals

citations
Cited by 58 publications
(32 citation statements)
references
References 16 publications
2
30
0
Order By: Relevance
“…Several papers reported that different gate bias conditions cause the V th shifts in MIS HEMTs. [13][14][15] Fixed charges in insulator films, 28,50) border traps 51) and interface states at the insulators/AlGaN interfaces are involved in the V th shift mechanism. As shown in Fig.…”
Section: Th Fluctuation Issue In Mis Algan/gan Hemtsmentioning
confidence: 99%
“…Several papers reported that different gate bias conditions cause the V th shifts in MIS HEMTs. [13][14][15] Fixed charges in insulator films, 28,50) border traps 51) and interface states at the insulators/AlGaN interfaces are involved in the V th shift mechanism. As shown in Fig.…”
Section: Th Fluctuation Issue In Mis Algan/gan Hemtsmentioning
confidence: 99%
“…7,8,31 Figure 4 shows the C-V curves with the measurement frequency varied from 5 kHz to 400 kHz at room temperature for samples A, B, C, and D, and the details of the C-V response in such device structures have been reported. 7,8,[31][32][33][34] The frequency dispersion originating from the Al 2 O 3 /AlGaN interface traps response is visible in the second slope region (V gate > À3 V) for the sample A. The 550 C annealing pretreatment does not reduce the dispersion and the 300 C remote plasma exposure results in even worse frequency dispersion due to the amorphous oxide/oxynitride layer.…”
mentioning
confidence: 96%
“…Applications involving operation at high speed and power require the switching transistors to withstand high electric fields in the "off" state and to have minimum conduction loss in the "on" state. 6,7 Two primary metallizations are being explored for ohmic contact: Ti-based 1-3 and Ta-based. 1 To compete with Si in terms of cost, it is important to enable high-volume production and compatibility with existing Si-CMOS infrastructure.…”
Section: Introductionmentioning
confidence: 99%