2018 28th International Conference on Field Programmable Logic and Applications (FPL) 2018
DOI: 10.1109/fpl.2018.00046
|View full text |Cite
|
Sign up to set email alerts
|

Time-Shared Execution of Realtime Computer Vision Pipelines by Dynamic Partial Reconfiguration

Abstract: This paper presents an FPGA runtime framework that demonstrates the feasibility of using dynamic partial reconfiguration (DPR) for time-sharing an FPGA by multiple realtime computer vision pipelines. The presented time-sharing runtime framework manages an FPGA fabric that can be roundrobin time-shared by different pipelines at the time scale of individual frames. In this new use-case, the challenge is to achieve useful performance despite high reconfiguration time. The paper describes the basic runtime support… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

0
2
0
1

Year Published

2019
2019
2024
2024

Publication Types

Select...
3
3
1

Relationship

1
6

Authors

Journals

citations
Cited by 9 publications
(3 citation statements)
references
References 7 publications
0
2
0
1
Order By: Relevance
“…A variation of this work was proposed in [32] for overlays running in cloud accelerators. Real-time video pipelines can also benefit from this type of reconfiguration, as shown in [33]. The aforementioned applications used a reconfiguration style that can be considered as medium grain, with only a few RRs connected to each other through the static system.…”
Section: B Medium Granularitymentioning
confidence: 99%
“…A variation of this work was proposed in [32] for overlays running in cloud accelerators. Real-time video pipelines can also benefit from this type of reconfiguration, as shown in [33]. The aforementioned applications used a reconfiguration style that can be considered as medium grain, with only a few RRs connected to each other through the static system.…”
Section: B Medium Granularitymentioning
confidence: 99%
“…In a PR-style design, the designer decides how the FPGA is divided into PR regions and when/which reconfigurations are needed during the design's execution. For instance, in [22], to accelerate a vision processing pipeline, a PR region is reconfigured every few milliseconds with different pipeline stages.…”
Section: Background and Related Workmentioning
confidence: 99%
“…Um delesé aumentar o desempenho e eficiência da comunicacão entre a nuvem e os chamados end devices, visando a implementação de sistemas sensíveisà latência (Mouradian et al, 2018). Diversas aplicações que requerem análise em tempo real de dados provenientes de sensores complexos, comoé o caso das câmeras, são incluídas nessa categoria, sendo exemplos o monitoramento de qualidade de produtos por meio de visão computacional, aplicações para detecção e combate a incêndios e veículos conectados, além das redes inteligentes (Nguyen and C. Hoe, 2018).…”
Section: Introductionunclassified