Timing-Driven Placement for FPGA Architectures with Dedicated Routing Paths

Nikolić, Stefan; Zgheib, Grace; Ienne, Paolo

doi:10.1109/fpl50879.2020.00035

Cited by 1 publication

(1 citation statement)

References 17 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…In this paper, we investigate the impact of dedicated placement on performance of architectures with direct connections between LUTs. Its original version appeared at the 30th International Conference on Field-Programmable Logic and Applications (FPL) [27] and introduced a dedicated detailed placement algorithm targeting FPGA architectures with such direct connections, combining iterative solving of Linear Programs (LPs) to select nodes that should be moved from their original positions determined by a general placer oblivious of the direct connections, and Integer Linear Programs (ILPs) to appropriately position them. The main technical novelty that this extended version of the paper brings is a greatly simpliied and improved main algorithm that orchestrates the construction and solving of diferent LPs and ILPs.…”

Section: Introductionmentioning

confidence: 99%

Detailed Placement for Dedicated LUT-Level FPGA Interconnect

Nikolić

Zgheib

Ienne

2022

ACM Trans. Reconfigurable Technol. Syst.

Self Cite

View full text Add to dashboard Cite

In this work, we develop timing-driven CAD support for FPGA architectures with direct connections between LUTs. We do so by proposing an efficient ILP-based detailed placer which moves a carefully selected subset of LUTs from their original positions, so that connections of the user circuit can be appropriately aligned with the direct connections of the FPGA, reducing the circuit’s critical path delay. We discuss various aspects of making such an approach practicable, from efficient formulation of the integer programs themselves, to appropriate selection of the movable nodes. These careful considerations enable simultaneous movement of tens of LUTs with tens of candidate positions each, in a matter of minutes. In this manner, the impact of additional connections on the critical path delay more than doubles, compared to the previously reported results that relied solely on architecture-oblivious placement.

show abstract

Section: Introductionmentioning

confidence: 99%