2012
DOI: 10.1002/pssc.201100506
|View full text |Cite
|
Sign up to set email alerts
|

Titanium nitride as promising gate electrode for MOS technology

Abstract: Titanium nitride (TiN) films have been grown on Si (100) substrates by DC. reactive magnetron sputtering from a titanium (Ti) metallic target at different nitrogen partial pressures (80–10 sccm) and different power (500–1500 W). The effects of the nitrogen pressure and power on structural and electrical properties of TiN films were investigated by measuring their X‐ray diffraction (crystal orientation), Atomic Force Microscopy (surface roughness), four‐probe technique (electrical resistivity) and film thicknes… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
2

Citation Types

0
5
0

Year Published

2017
2017
2024
2024

Publication Types

Select...
7

Relationship

0
7

Authors

Journals

citations
Cited by 11 publications
(5 citation statements)
references
References 0 publications
0
5
0
Order By: Relevance
“…The source and drain contact resistance (R C = 8.4 × 10 −10 Ω cm 2 ) of the NS-FET severely affects the device's ON-resistance [25]. Titanium nitride (TiN) is selected as a gate electrode due to its engineered work function properties and Tungsten (W) is used as the source and drain electrode material in this simulation [26,27]. The spatial quantum confinement and electrostatic phenomenon is addressed by incorporating models like modified local density approximation (MLDA) in the NS-FET.…”
Section: Device Structure and Simulation Methodologymentioning
confidence: 99%
“…The source and drain contact resistance (R C = 8.4 × 10 −10 Ω cm 2 ) of the NS-FET severely affects the device's ON-resistance [25]. Titanium nitride (TiN) is selected as a gate electrode due to its engineered work function properties and Tungsten (W) is used as the source and drain electrode material in this simulation [26,27]. The spatial quantum confinement and electrostatic phenomenon is addressed by incorporating models like modified local density approximation (MLDA) in the NS-FET.…”
Section: Device Structure and Simulation Methodologymentioning
confidence: 99%
“…The design parameters used for the simulations are summarized in Table 1. In the modern integrated chip (IC) process, the grain size of the metal gate has a range of approximately 5 to 20 nm [39,40]. The grain size decreases when the DC (direct current) power of the sputtering process increases [40].…”
Section: Device Structure and Simulation Methodsmentioning
confidence: 99%
“…In the modern integrated chip (IC) process, the grain size of the metal gate has a range of approximately 5 to 20 nm [39,40]. The grain size decreases when the DC (direct current) power of the sputtering process increases [40]. On the other hand, the grain size increases when the process temperature increases during or after the deposition process [39,41].…”
Section: Device Structure and Simulation Methodsmentioning
confidence: 99%
“…In the semiconductor industry, it is used as a diffusion barrier between interconnect metals such as copper (Cu) with dielectric layers. In addition, it is employed as metal gate electrodes due to its chemical stability and good adhesion to the substrates [1][2][3][4][5]. TiN is also highly resistant to corrosion and can withstand high temperatures, making it suitable for use in the aerospace and automotive industries, such as in wear-resistant coating and other high-stress applications [6][7][8].…”
Section: Introductionmentioning
confidence: 99%