2015 15th International Symposium on Communications and Information Technologies (ISCIT) 2015
DOI: 10.1109/iscit.2015.7458370
|View full text |Cite
|
Sign up to set email alerts
|

True Random Number Generator based on compact chaotic oscillator

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
4
0

Year Published

2018
2018
2024
2024

Publication Types

Select...
4
3
1

Relationship

0
8

Authors

Journals

citations
Cited by 9 publications
(4 citation statements)
references
References 8 publications
0
4
0
Order By: Relevance
“…To improve the entropy of the random bit stream, a postprocessing step, based on a XOR gate is added as already proposed in previous studies found in the literature [20][21][22][23]. We propose to add, either directly inserted in the circuit or during a post-processing phase of the data, a XOR operation having as inputs the 49 bits of the array.…”
Section: Nist Results After Xor Operationmentioning
confidence: 99%
See 1 more Smart Citation
“…To improve the entropy of the random bit stream, a postprocessing step, based on a XOR gate is added as already proposed in previous studies found in the literature [20][21][22][23]. We propose to add, either directly inserted in the circuit or during a post-processing phase of the data, a XOR operation having as inputs the 49 bits of the array.…”
Section: Nist Results After Xor Operationmentioning
confidence: 99%
“…Besides, as the proposed methodology relies on a whole memory array, instead of a single cell, the proposed TRNG is turned more reliable. A post-processing can be added to improve the entropy of the random bit stream as already proposed in previous studies found in the literature [20][21][22][23]. In our case, only a XOR operation is applied to the memory array bits to generate a single bit response.…”
Section: Introductionmentioning
confidence: 99%
“…e output bitstream of TRNG implemented in 45 nm CMOS process was tested by NIST test suite and it passed 11 tests with throughput of 127 MB/s. Jiteurtragool et al [70] proposed a TRNG for discrete time chaotic oscillator based on 0.18 µm CMOS technology. A chaotic oscillator was designed by using three transistor mapping circuits and approximating V-shaped mapping as a chaotic nonlinear function.…”
Section: Discrete Time Chaotic Oscillator Discrete Time Chaoticmentioning
confidence: 99%
“…It is important to remember that although TRNGs provide true randomness, they can use more resources and have lower performance than PRNGs. To combine randomness and efficiency, some applications may use a combination of both TRNG and PRNG algorithms [9,11]. A simple and efficient technique to generate TRNGs on FPGA is to design using a ring oscillator as an entropy source [23] set up with n+1 numbers of series-connected inverters is shown in Figure 1.…”
Section: Introductionmentioning
confidence: 99%