Tunable intrinsic magnetic phase transition in pristine single-layer graphene nanoribbons

Abstract

In this paper, we report on the interesting phenomenon of magnetic phase transitions (MPTs) observed under the combined influence of an electric field (E) and temperature (T) leading to a thermo-electromagnetic effect on the pristine single-layer zigzag graphene nanoribbon (szGNR). Density functional theory-based first principles calculations have been deployed for this study on the intrinsic magnetic properties of graphene. Interestingly, by tuning electric field (E) and temperature (T), three distinct magnetic phase behaviors, para-, ferro- and antiferromagnetic are exhibited in pristine szGNR. We have investigated the unrivaled positional parameters of these MPTs. MPT occurring in the system also follows a positional trend and the change in these positional parameters with regard to the size of the szGNR along with the varied E and T is studied. We propose a bow-tie schematic to induce the intrinsic magnetism in graphene and present the envisaged model of the processor application with the reported intrinsic MPT in szGNR. This fundamental insight into the intrinsic MPTs in graphene is an essential step towards developing graphene-based spin-transfer torque magnetoresistive random access memory, quantum computing devices, magnonics and spintronic memory application.

Temperature and Size Effect on the Electrical Properties of Monolayer Graphene based Interconnects for Next Generation MQCA based Nanoelectronics

“…Thus in this context, graphene [8][9][10][11][12][13][14] can be envisaged as a potential interconnect which could replace copper. Moreover, graphene is projected to be an excellent candidate material for interconnects due to its high carrier mobility ( × 2 10 5 cm 2 /V-s) 15 , ballistic transport 16 , high current carrying capacity 17 and high thermal conductivity 18 .…”

Dipole coupled magnetic quantum-dot cellular automata-based efficient approximate nanomagnetic subtractor and adder design approach

“…The applied field is fed as an input to power the input nanomagnets. To realize this on-chip all the input nanomagnets can be powered by on-chip clock lines [40][41][42]. The proposed APN add/sub output…”

Nanomagnetic logic based runtime Reconfigurable area efficient and high speed adder design methodology

“…Our proposed clocking schematic is generic and can be used with the existing clocking implementations as well as envisaged futuristic implementations. This includes integrating MQCA elements with a spintronic interface, strain based clocking, clocking by current, traditional copper clocking, and the graphene clocking [42][43][44][45][46]. This approach is similar to the traditional CMOS based design where the higher bit operations are achieved by reusing the basic module multiple times.…”