2009
DOI: 10.1109/led.2009.2014182
|View full text |Cite
|
Sign up to set email alerts
|

Tuning of the Platinum Silicide Schottky Barrier Height on n-Type Silicon by Sulfur Segregation

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
4
1

Citation Types

1
11
0

Year Published

2010
2010
2019
2019

Publication Types

Select...
5
4
1

Relationship

0
10

Authors

Journals

citations
Cited by 33 publications
(12 citation statements)
references
References 13 publications
1
11
0
Order By: Relevance
“…By choosing a higher dose for Al than for S in p-FinFETs, its barrier-height tuning effect overwhelms that of S. This effectively lowers the hole barrier height Φ p B [12], [13]. S in n-FinFETs lowers the Φ n B , which is consistent with other reports [14]- [18]. This work enables a simple and cost-effective integration scheme wherein the Schottky barrier height of NiSi can be independently adjusted to reduce R C and increase I DSAT in both p-and n-FETs.…”
Section: Introductionsupporting
confidence: 89%
“…By choosing a higher dose for Al than for S in p-FinFETs, its barrier-height tuning effect overwhelms that of S. This effectively lowers the hole barrier height Φ p B [12], [13]. S in n-FinFETs lowers the Φ n B , which is consistent with other reports [14]- [18]. This work enables a simple and cost-effective integration scheme wherein the Schottky barrier height of NiSi can be independently adjusted to reduce R C and increase I DSAT in both p-and n-FETs.…”
Section: Introductionsupporting
confidence: 89%
“…Aluminum (Al) and palladium silicide (PdSi) have become the most widely used small area rectifier contact onto Si [1][2][3][4][5][6] instead of platinum silicide (PtSi) in recently [7][8][9]. Since, PtSi contacts suffer from a number of processing difficulties associated with the Pt due to its high melting temperature.…”
Section: Introductionmentioning
confidence: 99%
“…The optimized implantation conditions of each species were selected based on prior reports [6], [7], [11], [12]. The Ge-implant condition was chosen to ensure that the amorphous layer is completely consumed within NiSi to avoid any residual EOR layer at the NiSi/Si interface.…”
Section: Device Fabricationmentioning
confidence: 99%