14th IEEE International Conference on Nanotechnology 2014
DOI: 10.1109/nano.2014.6968117
|View full text |Cite
|
Sign up to set email alerts
|

Ultra-low power SRAM cells with unconventional sizing

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2015
2015
2017
2017

Publication Types

Select...
2
1

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(1 citation statement)
references
References 59 publications
0
1
0
Order By: Relevance
“…We analyzed the stability of the NVSRAM bit-cell by representing the VTCs of the bit-cell with change in peak amplitudes of PL/BL signal levels and pull-down transistor sizing in figure 10. In conventional 6T-SRAM bit-cell, a successful read/write operation is ensured using appropriate cell design (pull-up ratio and cell ratio) [39] but such design rules are no more a bottleneck when we program NVSRAM bit-cell using the proposed programming scheme. During write logic '1' at node Q, Ox2 undergoes RESET switching (in ∼380 ns) and turns OFF the pull-down transistor M1.…”
Section: Stability Analysis Using Snmmentioning
confidence: 99%
“…We analyzed the stability of the NVSRAM bit-cell by representing the VTCs of the bit-cell with change in peak amplitudes of PL/BL signal levels and pull-down transistor sizing in figure 10. In conventional 6T-SRAM bit-cell, a successful read/write operation is ensured using appropriate cell design (pull-up ratio and cell ratio) [39] but such design rules are no more a bottleneck when we program NVSRAM bit-cell using the proposed programming scheme. During write logic '1' at node Q, Ox2 undergoes RESET switching (in ∼380 ns) and turns OFF the pull-down transistor M1.…”
Section: Stability Analysis Using Snmmentioning
confidence: 99%