2014
DOI: 10.3390/jlpea4020065
|View full text |Cite
|
Sign up to set email alerts
|

Ultralow-Power SOTB CMOS Technology Operating Down to 0.4 V

Abstract: Ultralow-voltage (ULV) CMOS will be a core building block of highly energy efficient electronics. Although the operation at the minimum energy point (MEP) is effective for ULP CMOS circuits, its slow operation speed often means that it is not used in many applications. The silicon-on-thin-buried-oxide (SOTB) CMOS is a strong candidate for the ultralow-power (ULP) electronics because of its small variability and back-bias control. Proper power and performance optimization with adaptive V th control

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2

Citation Types

0
3
0

Year Published

2015
2015
2023
2023

Publication Types

Select...
5
2
1

Relationship

1
7

Authors

Journals

citations
Cited by 11 publications
(3 citation statements)
references
References 20 publications
0
3
0
Order By: Relevance
“…[4][5][6] The V th control is exploited to realize reliable low voltage applications. 7) The SOTB structure is close to the ultimate double-gate structure enabling higher circuit performance due to higher current and additionally smaller subthreshold swing. This investigation aims at accurate compact modeling of these SOTB-structure advantages, so that reliable circuit design becomes possible.…”
Section: Introductionmentioning
confidence: 99%
“…[4][5][6] The V th control is exploited to realize reliable low voltage applications. 7) The SOTB structure is close to the ultimate double-gate structure enabling higher circuit performance due to higher current and additionally smaller subthreshold swing. This investigation aims at accurate compact modeling of these SOTB-structure advantages, so that reliable circuit design becomes possible.…”
Section: Introductionmentioning
confidence: 99%
“…HIN film multi-gate (MG) MOSFETs are widely acknowledged as an attractive alternative for lowvoltage-circuit applications, due to an additional independently-controllable back-gate [1][2][3]. The Silicon on thin SOI layer (ETSOI) MOSFET has been widely studied with relatively thick Buried Oxide (BOX) [4][5][6][7], where the body is separated from the substrate by a BOX layer to reduce the effects of parasitic capacitances and undesired punch-through currents [8].…”
Section: Introductionmentioning
confidence: 99%
“…Some of them further rely on a triple-well structure, which is similar to that in Bulk case but not directly connected to the transistors, because it is formed underneath the BOX. This buried-well option is favorable for low power consumption, because it enables control of the transistors' threshold voltage ( ) by feeding back-bias voltages through the capacitance coupling principle [168], [169]. The transistors are no longer completely isolated from each other, however, and a potential perturbation in a well can thus spread among cells.…”
mentioning
confidence: 99%