2017
DOI: 10.1364/oe.25.001521
|View full text |Cite
|
Sign up to set email alerts
|

Ultrasmall in-plane photonic crystal demultiplexers fabricated with photolithography

Abstract: We demonstrate ultrasmall demultiplexers based on photolithographic photonic crystals. The footprint of the demultiplexers is 110 μm2 per channel. Our in-plane demultiplexers are clad with silica, which makes them stable and easy to integrate with other silicon photonic devices. We describe two types of demultiplexers with spacings of 136 and 267 GHz between channels for application to dense wavelength division multiplexing. Integrated titanium nitride heaters allow us to precisely control the chann… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
2

Citation Types

0
13
0

Year Published

2018
2018
2023
2023

Publication Types

Select...
6

Relationship

0
6

Authors

Journals

citations
Cited by 41 publications
(13 citation statements)
references
References 23 publications
0
13
0
Order By: Relevance
“…Regarding the PC pattern on the dual thickness substrate, it can be also written using photolithography. Therefore, we consider that the use of a dual thickness substrate will be applicable to mass production using CMOS fabrication machinery with large wafers . This technical approach can realize the integrated Si photonic chip for O/C bands.…”
Section: Discussionmentioning
confidence: 99%
See 1 more Smart Citation
“…Regarding the PC pattern on the dual thickness substrate, it can be also written using photolithography. Therefore, we consider that the use of a dual thickness substrate will be applicable to mass production using CMOS fabrication machinery with large wafers . This technical approach can realize the integrated Si photonic chip for O/C bands.…”
Section: Discussionmentioning
confidence: 99%
“…Therefore, we consider that the use of a dual thickness substrate will be applicable to mass production using CMOS fabrication machinery with large wafers. [5,27,28,51,52] This technical approach can realize the integrated Si photonic chip for O/C bands. The balanced plasma-etching time in both structures would be obtained by the optimizations of the etching condition and the devece geometry.…”
Section: Discussionmentioning
confidence: 99%
“…To realize smaller WDM demultiplexers, those based on Si PC are being developed. [17][18][19][20][21][22][23][24] For example, Song et al 18 demonstrated two-dimensional (2-D) PC cavities-based 16-channel WDM demultiplexer with 628-GHz channel spacing, and the footprint of per channel is 12 μm 2 . Takahashi et al 21 demonstrated 2-D PC cavities-based 32-channel out-of-plane WDM demultiplexer with 100-GHz channel spacing, and the footprint of per channel is ∼130 μm 2 .…”
Section: Introductionmentioning
confidence: 99%
“…Takahashi et al 21 demonstrated 2-D PC cavities-based 32-channel out-of-plane WDM demultiplexer with 100-GHz channel spacing, and the footprint of per channel is ∼130 μm 2 . Ooka et al 24 demonstrated 2-D PC cavities-based eight-channel in-plane WDM demultiplexer with 267-GHz channel spacing, and the footprint of per channel is 110 μm 2 . Among these Si PC-based WDM demultiplexers mentioned above, all of them are based on 2-D PC cavity platforms.…”
Section: Introductionmentioning
confidence: 99%
See 1 more Smart Citation