Ferroelectric Field-Effect Transistors (FeFETs) with TiN/Hf 0.5 Zr 0.5 O 2 (HZO) gate stack on germanium p-type channel are fabricated as low voltage non-volatile memory (NVM) devices.The clean HZO/Ge interfaces and the absence of a typical passivation oxide layer resulted in stable and robust ferroelectricity without severe wake-up effect. The impact of unpassivated interfacial defect states on germanium surface on the functionality of transistors is examined.The ferroelectric field-effect is clearly observed and remains during electric field cycling at least until 5•10 4 cycles. With the optimum measurement conditions the memory window is MW=0.55 V. Retention measurements up to 10 4 sec show a small reduction to 0.5 V and from data projection it is inferred that the devices are not expected to fail before 10 years. These first results of HZO-based Ge-FeFETs are promising for the realization of gate-first process and reduced total thermal budget. The lower dopant activation annealing of Ge at ~600 o C in comparison with Si at temperatures >1000 o C is compatible with the crystallization annealing of HZO, thus the two annealing processes occur simultaneously in one step.FeFETs suitable for low-power NVM. Ferroelectric (FE) hafnia boosted the realization of the FeFET due to its compatibility with CMOS technology and its stable ferroelectricity at reduced thickness ~ 10 nm in-line with technology scaling trends. The hafnia based FeFET NVMs [2] show synaptic plasticity [3,4] and provide a solution for the implementation of accelerator artificial neural networks for in-memory computing.Early studies focusing on Si:HfO 2 based FeFETs yielded important results with MW ~1.2 V[5] and I on /I off ~10 6 [2]. Hf 1-x Zr x O 2 (HZO) further enhanced the FeFET performance due to better ferroelectric and reliability properties [1,6]. However, there are obstacles in introducing HZO in Si-FeFET technology because HZO cannot sustain the high (>1000 o C) temperature of the source (S)/drain (D) dopant activation annealing in Si. Therefore, the preferred gate first, self-aligned junction definition, necessary for manufacturable scaled HZO Si-FeFETs, is difficult. A possible solution to this problem is the use of Ge channels where dopant activation annealing is performed at much lower temperatures (400-600 o C) allowing for a gate first definition of transistors with FE HZO gates. In fact, this temperature range is compatible with the crystallization annealing of HZO which is used to obtain the FE orthorhombic phase. Thus the two annealing steps can be performed in just one run simplifying processing flow and avoiding degradation of HZO and source and drain regions that might occur during multiple annealings.The use of Ge has additional benefits which are briefly mentioned here. Ge/HZO forms sharp interfacial oxide-free interfaces, as shown in our previous publications [7,8], allowing for lower voltage operation of devices, mitigating, in parallel, charge injection and trapping in HZO near the interface. The latter is considered as th...