2022
DOI: 10.1109/ted.2022.3143485
|View full text |Cite
|
Sign up to set email alerts
|

Unraveling the Dynamics of Charge Trapping and De-Trapping in Ferroelectric FETs

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1

Citation Types

1
11
0

Year Published

2022
2022
2024
2024

Publication Types

Select...
8

Relationship

1
7

Authors

Journals

citations
Cited by 32 publications
(12 citation statements)
references
References 30 publications
1
11
0
Order By: Relevance
“…The data suggest that a slight increase in V W results in a decrease of t S by orders of magnitude, exhibiting an extremely steep time-voltage relation, which is desired for nonvolatile memory technology. The behavior is not symmetric in polarity owing to the asymmetric metal-FE-dielectric-semiconductor structure, and the negative voltage side is skewed likely due to trapping phenomena . Similar switching time-voltage relation (albeit in a narrower range, down to t W = 100 ns) was reported in and was successfully fitted by a classical nucleation theory model, based on the free energy for domain nucleation: t normalS = t 0 · e α / k T · 1 / false( V normalW V 0 false) 2 where t 0 is the minimal switching time and V 0 is an offset voltage, such that V W – V 0 is the voltage drop across the FE layer.…”
supporting
confidence: 55%
“…The data suggest that a slight increase in V W results in a decrease of t S by orders of magnitude, exhibiting an extremely steep time-voltage relation, which is desired for nonvolatile memory technology. The behavior is not symmetric in polarity owing to the asymmetric metal-FE-dielectric-semiconductor structure, and the negative voltage side is skewed likely due to trapping phenomena . Similar switching time-voltage relation (albeit in a narrower range, down to t W = 100 ns) was reported in and was successfully fitted by a classical nucleation theory model, based on the free energy for domain nucleation: t normalS = t 0 · e α / k T · 1 / false( V normalW V 0 false) 2 where t 0 is the minimal switching time and V 0 is an offset voltage, such that V W – V 0 is the voltage drop across the FE layer.…”
supporting
confidence: 55%
“…Retention degradation has been a significant challenge for FeFETs over several decades. The loss of retention over time is attributed to two main reasons: the presence of a depolarization field due to a finite capacitance in series with the ferroelectric layer and the gate leakage followed by trapping and detrapping effect in the interface layers in the gate stack. Clearly, operation of a CAM cell can be affected because of this issue. If V th of the FeFET in our CAM cell increases with time, the match line (ML) and the sensed output voltage with respect to V SL will shift, as shown in Figure .…”
Section: Resultsmentioning
confidence: 99%
“…The other possible cause of the hysteresis in the transfer curve is the charge trap phenomenon between the channel and the insulator layer [1], but in that case an opposite shift would be expected; a positive/negative bias applied to the top electrode would attract negative/positive charges at the HZO/Ge interfacial defect states (electron/holes trapping) and as a result the transfer curve would shift to the right/left respectively [15]. Hence it cannot be the dominant mechanism here, but it disturbs the hysteresis caused by the polarization.…”
Section: Resultsmentioning
confidence: 99%