The Ninth International Symposium on High-Performance Computer Architecture, 2003. HPCA-9 2003. Proceedings.
DOI: 10.1109/hpca.2003.1183520
|View full text |Cite
|
Sign up to set email alerts
|

Variability in architectural simulations of multi-threaded workloads

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
125
0

Publication Types

Select...
4
3
1

Relationship

0
8

Authors

Journals

citations
Cited by 130 publications
(125 citation statements)
references
References 39 publications
0
125
0
Order By: Relevance
“…If the number of bits required for the hash functions is greater than the number of bits of the address we want to consider (25 in our case), we wrap around and start selecting bits from the beginning again. For example, the second of four 8-bit values would use address bits (1,5,9,13,17,21,0,4). However, we have explored other kinds of bit-selection functions (e.g.…”
Section: Simulation Methodologymentioning
confidence: 99%
“…If the number of bits required for the hash functions is greater than the number of bits of the address we want to consider (25 in our case), we wrap around and start selecting bits from the beginning again. For example, the second of four 8-bit values would use address bits (1,5,9,13,17,21,0,4). However, we have explored other kinds of bit-selection functions (e.g.…”
Section: Simulation Methodologymentioning
confidence: 99%
“…Alameldeen and Wood suggest launching multiple simulations from a single checkpoint and randomly perturbing main memory latency, adding or subtracting several nanoseconds per request. 5 Unfortunately, our investigation indicates that varying memory latency typically does not lead to execution paths that diverge rapidly enough to be cost-effective for simulation sampling.…”
Section: Multiple Execution Paths From One Flex Pointmentioning
confidence: 99%
“…5 Such variation is possible because even a single cycle's difference in memory latency might cause a race for a lock to resolve differently, which can induce changes in thread scheduling or cause other large-scale differences in execution paths.…”
Section: Multiple Execution Paths From One Flex Pointmentioning
confidence: 99%
See 1 more Smart Citation
“…Main memory access latency is pseudorandomly perturbed by 0-4 ns to get accurate performance measurements for multi-threaded programs. Multi-threaded programs are sensitive to scheduling, so several randomly perturbed runs give a more accurate picture of performance, as described by Alameldeen and Wood [1]. Measurements presented are a mean of 4 simulated executions.…”
Section: Model Validationmentioning
confidence: 99%