2014 Eighth IEEE/ACM International Symposium on Networks-on-Chip (NoCS) 2014
DOI: 10.1109/nocs.2014.7008767
|View full text |Cite
|
Sign up to set email alerts
|

Variable-width datapath for on-chip network static power reduction

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2015
2015
2019
2019

Publication Types

Select...
4
1
1

Relationship

0
6

Authors

Journals

citations
Cited by 8 publications
(1 citation statement)
references
References 45 publications
0
1
0
Order By: Relevance
“…By splitting each link and router to handle a subsection of the phit/flit width, the unused sections can be clock gated or power gated to improve efficiency. Similar ideas have been recently proposed for 2D networks to improve efficiency through clock and power gating by 25-45% [14,17], but the discrete nature of M3D tiers, with associated clock and power network subbranches, makes this partitioning and gating a natural, low-overhead design. It also ensures a regular, balanced usage of intermediate interconnect on each tier.…”
Section: Variable-width Links In M3d Nocmentioning
confidence: 97%
“…By splitting each link and router to handle a subsection of the phit/flit width, the unused sections can be clock gated or power gated to improve efficiency. Similar ideas have been recently proposed for 2D networks to improve efficiency through clock and power gating by 25-45% [14,17], but the discrete nature of M3D tiers, with associated clock and power network subbranches, makes this partitioning and gating a natural, low-overhead design. It also ensures a regular, balanced usage of intermediate interconnect on each tier.…”
Section: Variable-width Links In M3d Nocmentioning
confidence: 97%