2016
DOI: 10.1109/ted.2016.2577629
|View full text |Cite
|
Sign up to set email alerts
|

Vertical Slit FET at 7-nm Node and Beyond

Abstract: This paper investigates the n-type vertical slit FET (VeSFET) performance at 7-nm node and beyond by TCAD simulation. VeSFET is a twin-gate device with 3-D monolithic integration-friendly vertical terminals and horizontal channel manufactured based on SOI wafer with conventional CMOS fabrication hardware. The second gate provides the capability of transistor behavior adjustment and the potential for advanced circuit designs. The results show that VeSFET can provide high I eff to I off ratio, low gate capacitan… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
5
0

Year Published

2017
2017
2023
2023

Publication Types

Select...
8
2

Relationship

0
10

Authors

Journals

citations
Cited by 23 publications
(5 citation statements)
references
References 21 publications
0
5
0
Order By: Relevance
“…66 significantly inhibited tumor growth in a breast cancer xenograft mouse model. 76 2,4,5-Trisubstituted pyrimidine 30m (Fig. 4A) was a potent and selective CDK9 inhibitor with an apparent inhibition constant (K i ) value of 10 nM, which showed 100-fold selectivity for CDK9 over CDK1 and CDK2.…”
Section: Zotiraciclibmentioning
confidence: 99%
“…66 significantly inhibited tumor growth in a breast cancer xenograft mouse model. 76 2,4,5-Trisubstituted pyrimidine 30m (Fig. 4A) was a potent and selective CDK9 inhibitor with an apparent inhibition constant (K i ) value of 10 nM, which showed 100-fold selectivity for CDK9 over CDK1 and CDK2.…”
Section: Zotiraciclibmentioning
confidence: 99%
“…Source-to-drain quantum tunnelling [7]- [9] or variability [10]- [12] is much more pronounced and deteriorate the I ON /I OFF ratio in current ultrascaled devices. To overcome this problem, a variety of new architectures, including ultrathin silicon-on-insulator (SOI) [13]- [15], double gate [13], [16], FinFETs [17], [18], trigate [19], -gate [20], junctionless (JL) [21], and gate all-around nanowire FETs [22], have therefore been developed to improve the electrostatic control of the conducting channel. In those architectures, the surface surrounded by the gate is increased in relation to the channel volume, improving the electrostatic control.…”
Section: Impact Of Randomly Distributed Dopants Onmentioning
confidence: 99%
“…VESTIC (Vertical Slit Transistor-based Integrated Circuits) technology has been proposed as an alternative to traditional bulk CMOS technology. The field effect devices using this technology have already been investigated in theory and experiment [13][14][15][16]. These include a field effect VES-FET device and its junction counterpart, the VES-JFET [17].…”
Section: Introductionmentioning
confidence: 99%