2016 IEEE 34th VLSI Test Symposium (VTS) 2016
DOI: 10.1109/vts.2016.7477263
|View full text |Cite
|
Sign up to set email alerts
|

Wafer-level process variation-driven probe-test flow selection for test cost reduction in analog/RF ICs

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1

Citation Types

0
4
0

Year Published

2017
2017
2024
2024

Publication Types

Select...
5
2
1

Relationship

0
8

Authors

Journals

citations
Cited by 15 publications
(4 citation statements)
references
References 13 publications
0
4
0
Order By: Relevance
“…Ideas for mixed-signal circuits include: (a) Skipping tests on a wafer-by-wafer basis based on fail statistics of the wafer [18], [28]- [30]; (b) Skipping tests that have a high pass probability on a die-to-die basis [31]- [33]; (c) Tightening onthe-fly test limits so as to improve quality control and outlier detection [34]- [37]; (d) Changing the order of tests so as to move forward tests that have proven to achieve higher fault coverage [38]; (e) Assessing on-the-fly the confidence of lowcost machine learning-based test solutions so as to perform a standard test if confidence is low [10], [11] or stop testing if the device is deemed functional with high confidence [39]; and (f) Re-learning periodically the statistical mappings in low-cost machine learning-based tests so as to account for manufacturing process drifts [40].…”
Section: Previous Work On Adaptive Testmentioning
confidence: 99%
“…Ideas for mixed-signal circuits include: (a) Skipping tests on a wafer-by-wafer basis based on fail statistics of the wafer [18], [28]- [30]; (b) Skipping tests that have a high pass probability on a die-to-die basis [31]- [33]; (c) Tightening onthe-fly test limits so as to improve quality control and outlier detection [34]- [37]; (d) Changing the order of tests so as to move forward tests that have proven to achieve higher fault coverage [38]; (e) Assessing on-the-fly the confidence of lowcost machine learning-based test solutions so as to perform a standard test if confidence is low [10], [11] or stop testing if the device is deemed functional with high confidence [39]; and (f) Re-learning periodically the statistical mappings in low-cost machine learning-based tests so as to account for manufacturing process drifts [40].…”
Section: Previous Work On Adaptive Testmentioning
confidence: 99%
“…An adaptive test framework is now being advocated to replace the traditional testing approach, and it provides a new strategy to reduce test costs [8]. In the adaptive test, each circuit can be tested with a unique process, which may involve adjusting the test items; that is, given a test suite, certain ineffective items are eliminated so as to reduce the testing time [9,10].…”
Section: Introductionmentioning
confidence: 99%
“…The above approaches focused on selecting the optimal test set, but they did not consider the correction between tests, which limits the reduction in cost. To address this issue, Ahmadi et al [9] proposed a method to dynamically select whether to subject a wafer to a complete or a reduced test set based on an e-test signature. Xin Li et al [15] proposed an iterative test selection method with Bayesian index for test cost reduction.…”
Section: Introductionmentioning
confidence: 99%
“…Adaptive testing is a general term that refers to methods that try to bend the test time-test quality curve by learning from the smaller, localized set of devices or the DUT's own behavior [5][6][7][8][9][10][11][12]. The concept of adaptive test can be applied to learn/optimize within the lot [5], within the wafer [6][7][8], or within the device under test itself [9][10][11][12]. With increasing granularity, there is a better chance to tailor the test, and potentially higher computational effort for learning/optimizing.…”
Section: Introductionmentioning
confidence: 99%