2011 IEEE International Conference on Industrial Engineering and Engineering Management 2011
DOI: 10.1109/ieem.2011.6118206
|View full text |Cite
|
Sign up to set email alerts
|

Wafer lot release policies based on the continuous and periodic review of WIP levels

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2014
2014
2020
2020

Publication Types

Select...
3

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(1 citation statement)
references
References 16 publications
0
1
0
Order By: Relevance
“…For ease of simulation and comparison, the Intel Five Machine Six Steps (Mini Fab) is commonly used, e.g. [17], [22], [24]. It includes re-entrant flows, batch processors, machine failures, set-ups, and two main products, as well as one test wafer product.…”
Section: Literature Review -State-of-the-art In Researchmentioning
confidence: 99%
“…For ease of simulation and comparison, the Intel Five Machine Six Steps (Mini Fab) is commonly used, e.g. [17], [22], [24]. It includes re-entrant flows, batch processors, machine failures, set-ups, and two main products, as well as one test wafer product.…”
Section: Literature Review -State-of-the-art In Researchmentioning
confidence: 99%