2013 IEEE 63rd Electronic Components and Technology Conference 2013
DOI: 10.1109/ectc.2013.6575614
|View full text |Cite
|
Sign up to set email alerts
|

Warpage analysis and improvement for a power module

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3

Citation Types

0
3
0

Year Published

2014
2014
2023
2023

Publication Types

Select...
4
1

Relationship

1
4

Authors

Journals

citations
Cited by 5 publications
(3 citation statements)
references
References 6 publications
0
3
0
Order By: Relevance
“…Typically, the curvature of the entire surfaces are scanned using methods such as photo processing of surfaces illuminated by Moire patterns [22], [23], gate timing of scanning acoustic microscopes [24] or using a laser deflection sensor to scan parallel lines along the object [25], [26]. These methods are usually used to measure the warpage caused by: large temperature swings during soldering [25], temperature cycling for wear out testing [27] or mechanical assemblies such as molding [28]. The benefit of these methods is that they map the curvature of the entire surface, and thus provide a detailed mapping of the deflection at several points of the investigated surface.…”
Section: Introductionmentioning
confidence: 99%
“…Typically, the curvature of the entire surfaces are scanned using methods such as photo processing of surfaces illuminated by Moire patterns [22], [23], gate timing of scanning acoustic microscopes [24] or using a laser deflection sensor to scan parallel lines along the object [25], [26]. These methods are usually used to measure the warpage caused by: large temperature swings during soldering [25], temperature cycling for wear out testing [27] or mechanical assemblies such as molding [28]. The benefit of these methods is that they map the curvature of the entire surface, and thus provide a detailed mapping of the deflection at several points of the investigated surface.…”
Section: Introductionmentioning
confidence: 99%
“…The requirement for highly integrated electronic devices prompts the packaging industry to find out the new packaging solutions. In order to realize the power module packaging, ceramic and organic polymer substrates has been used to integrate semiconductor chips [1] .…”
Section: Introductionmentioning
confidence: 99%
“…The structure of the power modules usually contains the IGBTs/Mosfets, IC dice, and passive components [1], [2]. For such system in package, generally more than 20 I/O pins are required, with pins for power I/Os at one side, and pins for IC I/Os at the other side [3], [4], [5]. The assembly manufacture processes become more challenging in order to manufacture robust products and achieve high yields [6].…”
Section: Introductionmentioning
confidence: 99%