Minimizing power consumption during functional operation and during manufacturing test has become one of the dominant requirements for the semiconductor designs in the past decade. From commercial DFT tool point of view, this paper describes the capabilities the DFT tools can provide to achieve comprehensive testing of low power designs as well as to reduce test power consumption during test application.