The objective of this study is to investigate the wire bonding impact on low-k dielectric material used in dual damascene copper integrated circuits. This paper focuses on wire bond process optimization required for devices with soft low-k dielectric material compared to device with hard standard silicon di-oxide dielectric.