Within-Die Gate Delay Variability Measurement Using Reconfigurable Ring Oscillator

Abstract

We report the design and characterization of a circuit technique to measure the on-chip delay of an individual logic gate (both inverting and noninverting) in its unmodified form. The test circuit comprises of digitally reconfigurable ring oscillator (RO). The gate under test is embedded in each stage of the ring oscillator. A system of linear equations is then formed with different configuration settings of the RO, relating the individual gate delay to the measured period of the RO, whose solution gives the delay of the individual gates. Experimental results from a test chip in 65-nm process node show the feasibility of measuring the delay of an individual inverter to within 1 ps accuracy. Delay measurements of different nominally identical inverters in close physical proximity show variations of up to 28% indicating the large impact of local variations. As a demonstration of this technique, we have studied delay variation with poly-pitch, length of diffusion (LOD) and different orientations of layout in silicon. The proposed technique is quite suitable for early process characterization, monitoring mature process in manufacturing and correlating model-to-hardware.Index Terms-Gate delay measurement, local variations, on-chip measurement, reconfigurable ring oscillator.

DDRO: A novel performance monitoring methodology based on design-dependent ring oscillators

“…Then, based on the distribution of d max , we can find the value of d max as in (8). Using this approximation method, the total number of parameters reduces from N (1 + M + H) to M (2 + M ), where M << N << H. Moreover, the number of operations for to calculate maximum of two delay distributions during runtime is reduced from log(N ) to log(M ).…”

Perspective of 2D Integrated Electronic Circuits: Scientific Pipe Dream or Disruptive Technology?

“…Ring oscillators (ROs) are widely used in integrated circuits for a variety of applications: for example, ROs are applied as test structures for measuring the signal propagation time of inverters, [ 164 ] for determining die‐to‐die and across‐wafer variability, [ 165 ] for measuring the chip temperature, [ 166 ] or directly as voltage‐controlled‐oscillators (VCOs) in phase‐locked loops (PLLs). [ 167 ] ROs are constructed by connecting an odd number of inverters in series, with the output of the last inverter fed back to the input of the first one, see Figure a.…”

Towards on-line estimation of BTI/HCI-induced frequency degradation

“…to choose the appropriate one. This can be done with a ProcessControl Monitor structure, for instance the one proposed in [6]. Then, voltage and temperature dynamic variations are periodically recorded to keep ∆ up-to-date using in-situ monitors, e.g.…”