No abstract

No abstract

This paper introduces the concept of frequency-translating, bandpass delta-sigma modulator in continuous-time. The system level design and simulation results of the deltasigma modulator are presented. The DAC jitter performance of the continuous-time, frequency translating bandpass delta-sigma modulator is presented. The DAC jitter performance of the frequency translating modulator and conventional lowpass delta-sigma modulator are compared

No abstract

The 180MSPS, 13b CMOS pipelined ADC of a transceiver is implemented without a dedicated track-and-hold stage and utilizes a front-end 2.5b stage with matched MDAC/comparator tracking circuits. The ADC demonstrates ENOB of 10.6b at 15MHz and 9.7b at 100MHz. It employs a lowjitter delay-lock loop for its phasing. The dual I/Q 12b 180MSPS DACs show over 62dB SFDR over the Nyquist band by utilizing a dynamic linearity enhancing architecture.