A system generating compacted physical layouts from MOS transistor netlists has been developed. It uses a novel graphtheoretical placement algorithm to simultaneously maximize diffusion sharing and minimize the wiring area. The algorithm is not limited to circuits that have equal numbers of NMOS and PMOS transistors. A special-purpose router using either onelayer or two-layer metal is described. Experimental results for area efficiency and run-time performance are very promising.