Abstract-In this study, the synchronization of the masterslave systems has been achieved and implemented on Field Programmable Gate Array (FPGA). In this paper, the master system and the slave system have been chosen as Lorenz and Rossler systems, respectively. The feedback control rule has been derived by feedback linearization method. By feedback linearization, the coordinate transformation has been achieved then the control command for synchronization has been obtained. In order to implement designed synchronized system, Matlab Simulink design of the system has been translated to Xilinx System Generator design to generate Very-High-Speed Integrated Circuits Hardware Description Language (VHDL) code which is used to produce bitstream file. By Xilinx Integrated Software Environment (ISE) program, VHDL code is converted to bitstream file which has been embedded into FPGA by Field Upgradeable Systems Environment (FUSE). Finally, the designed synchronized system has been observed on the HP 54540C oscilloscope.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.
customersupport@researchsolutions.com
10624 S. Eastern Ave., Ste. A-614
Henderson, NV 89052, USA
This site is protected by reCAPTCHA and the Google Privacy Policy and Terms of Service apply.
Copyright © 2025 scite LLC. All rights reserved.
Made with 💙 for researchers
Part of the Research Solutions Family.