This paper proposes a one-transistor dynamic random-access memory (1 T DRAM) with local partial insulator (LPI) to increase data retention time. Proposed 1 T DRAM cell has improved retention characteristics because LPIs inhibit stored carrier movement with a high energy barrier. Definition of retention time in the proposed 1 T DRAM is introduced at hold “0” state. Device optimization with parameter variation is investigated with device simulation. As the barrier length increases, retention characteristics can be improved but it also causes a decrease in the I1/I0 current ratio. An increase in LPI length can improve the retention characteristics but reduce the I1/I0 current ratio. It was confirmed that the retention characteristics were improved as the hold bias was decreased. Finally, the retention characteristics were optimized when the LPI was precisely formed at the junction boundary.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.