The switching physics of ferroelectric, series capacitance theory and Pao and Sah’s double integral are used for describing the polarization-voltage (P-V) characteristic of ferroelectric layer, capacitance-voltage (C-V) characteristic of MFMIS capacitor,
and drain current-gate voltage (ID-VGS) and drain current-drain voltage (ID-VDS) characteristics of MFMIS FET. The effects of the area ratio on the P-V, C-V, ID-VGS,
and ID-VDS characteristics are discussed. The results indicate that with the increase of the area ratio, the P-V characteristic, memory windows of C-V and ID-VGS characteristics become saturated,
while the drain current ON/OFF ratio and applied voltage for saturated memory window decrease.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.