No abstract

No abstract

No abstract

This paper studies the performance of a three phase Hard Switching Inverter (HSI) for low power applications, operating primarily at partial load (7 W, 150 mA-peak, 50 Vpeak which is 10 % of its thermally maximum permissible power) in a home appliance application. Analytic methods are used to calculate the losses for different power transistors, resulting in an optimized H-Bridge Inverter (HBI) prototype. The standard hard-switching approach is used, the potential of gate loss reduction by using a Resonant Gate Drive Circuit (RGD) is investigated.

This paper proposes a new design approach to the conventional two stages solution to convert the 48-60V low voltage bus to the 1-1.8V point of load (PoL) voltage for microprocessors in large telecoms server farms. The core idea is to stack or cascade the buck voltage regulator module (VRM) input voltage in series and connect their output in parallel. This single stage multi-phase cascaded buck (MCB) VRM has a large degree of design freedom depending on the load requirements. A 150W 6-phase MCB (two 3 phase modules in parallel) achieved a maximum efficiency of 91.3% in simulation. This paper also presents the results of a demonstrator of the same circuit which achieved a measured peak efficiency of 90.1%.