Due to the low thermal conductivities of dielectrics between active layers, there is a strong demand to minimize the temperature rise of three-dimensional integrated circuits (3D ICs). In this paper, we demonstrate that, in the design of 3D ICs, different design partitioning results often lead to different amounts of temperature rise. However, to the best of our knowledge, no attention has been paid to the problem of design partitioning for temperature rise minimization. Based on that observation, we propose an integer linear programming (ILP) approach to find a design partitioning solution in which the amount of temperature rise is minimized. Compared with the previous work (that does not take the temperature rise into account), experimental results show that our approach can reduce 13.60% temperature rise without any extra overhead.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.
customersupport@researchsolutions.com
10624 S. Eastern Ave., Ste. A-614
Henderson, NV 89052, USA
This site is protected by reCAPTCHA and the Google Privacy Policy and Terms of Service apply.
Copyright © 2025 scite LLC. All rights reserved.
Made with 💙 for researchers
Part of the Research Solutions Family.