Complementary Metal Oxide Semiconductor(CMOS) is a complex and very delicate process in semiconductor. In typical 30,000 wafer capacity of single foundry business model, the CMOS product loads are mixed from various technologies to serve wider market segments. Total devices can be ranged from 100 to 200. This approach creates variables for process time, equipment usage, number of processing steps which leads to inconsistent WIP profiling at respective time period. Approach to maximize the output is used by changing the methodology of WIP movement through a good WIP Profile chart management. A dynamic WIP management approached can improve the FAB out ~ 5%. It will also help the factory to make a right decision to manage the WIP balancing especially when we face BullWIP situation. The Production Control will get a good benefit from this study. A linear plan is no longer work in managing BullWIP situation and an approach on how to improve the line balancing is required.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.
customersupport@researchsolutions.com
10624 S. Eastern Ave., Ste. A-614
Henderson, NV 89052, USA
This site is protected by reCAPTCHA and the Google Privacy Policy and Terms of Service apply.
Copyright © 2024 scite LLC. All rights reserved.
Made with 💙 for researchers
Part of the Research Solutions Family.