Owing to the topological protection and the ease of efficient manipulation, skyrmions have emerged as potential candidates for carrying information in future memory and logic devices. Here, we have proposed a reconfigurable skyrmion based two-input logic device architecture. Using micromagnetic simulations, we have demonstrated that the device is capable of performing both OR and AND logic gate functionalities in a reconfigurable manner. Different logic functionality of the device is selected by using a current through a nonmagnetic metallic gate, and the resultant Oersted field controls the trajectory of the skyrmion, which in turn determines the logic states. The logic functions are implemented on a ferromagnet/heavy metal bilayer device structure by virtue of several physical effects, such as the spin−orbit torque, skyrmion−edge repulsion, skyrmion−skyrmion topological repulsion, and skyrmion Hall effect. The skyrmion trajectory has been characterized by estimating the skyrmion Hall angle. A wide range of operations by varying the current density, skyrmion velocity, Dzyaloshinskii−Moriya interaction, magnetic anisotropy, and geometrical parameters have been presented in detail. We believe that our spin orbit torque driven logic design will have potential implications for a high-speed and low-power skyrmion based computing architecture.

Magnetic skyrmions are topologically protected spin textures and they are suitable for future logic-in-memory applications for energy-efficient, high-speed information processing and computing technologies. In this work, we have demonstrated skyrmion-based 3-bit majority logic gate using micromagnetic simulations. The skyrmion motion is controlled by introducing a gate that works on voltage controlled magnetic anisotropy. Here, the inhomogeneous magnetic anisotropy behaves as a tunable potential barrier/well that modulates the skyrmion trajectory in the structure for the successful implementation of the majority logic gate. In addition, several other effects such as skyrmion-skyrmion topological repulsion, skyrmion-edge repulsion, spin-orbit torque and skyrmion Hall effect have been shown to govern the logic functionalities. We have systematically presented the robust logic operations by varying the current density, magnetic anisotropy, voltage-controlled gate dimension and geometrical parameters of the logic device. The skyrmion Hall angle is monitored to understand the trajectory and stability of the skyrmion as a function of time in the logic device. The results demonstrate a novel method to achieve majority logic by using voltage controlled magnetic anisotropy which further opens up a new route for skyrmion-based low-power and high-speed computing devices.

The full-text may be used and/or reproduced, and given to third parties in any format or medium, without prior permission or charge, for personal research or study, educational, or not-for-prot purposes provided that:• a full bibliographic reference is made to the original source • a link is made to the metadata record in DRO • the full-text is not changed in any way The full-text must not be sold in any format or medium without the formal permission of the copyright holders.

No abstract

In this study, we introduce the area efficient low complex runtime reconfigurable architecture design methodology based on Skyrmion logic for universal logic gate (ULG) i.e., NOR / NAND implementation using micromagnetic simulations. We have modelled the two input 3D device structure using bilayer ferromagnet/heavy metal where the magnetic tunnel junctions (MTJs) inject and detect the input and output skyrmions by exploiting the input reversal mechanism. The implementation of NOR and NAND is performed using this same device where it is reconfigured runtime with enhanced tunability by the ON and OFF state of current passing through a nonmagnetic metallic gate respectively. This gate acts as a barrier for skyrmion motion (additional control mechanism) to realize the required Skyrmion logic output states. To the best of authors’s knowledge the boolean optimizations and the mapping logic have been presented for the first time to demonstrate the functionalities of the NOR / NAND implementation. This proposed architecture design methodology of ULG leads to reduced device footprint with regard to the number of thin film structures proposed, low complexity in terms of fabrication and also providing runtime reconfigurability to reduce the number of physical designs to achieve all truth table entries (∼75 % device footprint reduction). The proposed 3D ULG architecture design benefits from the miniaturization resulting in opening up a new perspective for magneto-logic devices.