2005
DOI: 10.1049/ip-cds:20040562
|View full text |Cite
|
Sign up to set email alerts
|

10-bit switched-current digital-to-analogue converter

Abstract: The design of a 10-bit switched-current digital-to-analogue (D/A) converter is presented. A combined-input algorithm is adopted to reduce both architecture and power dissipation. The proposed D/A converter is implemented with a standard 0.35 mm CMOS process technology. The chip occupies an area of 0.35 mm 2 and consumes a small power of 26.1 mW with speed-up to 31.25 Msamples/s.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
6
0

Year Published

2007
2007
2019
2019

Publication Types

Select...
4
1
1

Relationship

0
6

Authors

Journals

citations
Cited by 8 publications
(6 citation statements)
references
References 6 publications
0
6
0
Order By: Relevance
“…Most of them generate an extra current error at output node which contains signal dependent part, offset or both of them. These techniques are mostly complicated due to containing complex structure and clock circuit [8][9][10][11].…”
Section: Clock-feedthrough (Cft)mentioning
confidence: 99%
See 1 more Smart Citation
“…Most of them generate an extra current error at output node which contains signal dependent part, offset or both of them. These techniques are mostly complicated due to containing complex structure and clock circuit [8][9][10][11].…”
Section: Clock-feedthrough (Cft)mentioning
confidence: 99%
“…To minimize the error, several techniques have been proposed. Some of them are based on generating additional error currents to cancel the original one at the output [8][9][10][11]. Attenuation, algorithmic, adaptive and zero-voltage switching are the other presented techniques but for achieving a complete cancelation (only in theory), complicated circuit and/or clock scheme techniques are unavoidable.…”
Section: Introductionmentioning
confidence: 97%
“…The relative current error is given by (8) is the signal range (in out case 16 ) and is the maximal voltage swing in node 3 (in our case about 440 mV).…”
Section: B Noise Of the Current-memory Cellmentioning
confidence: 99%
“…Since transistors M0, M1 and M2 are connected serially and with the gates connected to their own drains. They all operate in the saturation region [1].…”
Section: Dac Architecturementioning
confidence: 99%
“…Digital-to-analog (D/A) converters and analog-to-digital (A/D) converters with high performance are in high demand for many applications, such as scanning graphic systems computer systems and digital TV, etc [1]. In data communication systems, when signals are transmitted from one system to another system, they are often handled in a digital manner.…”
Section: Introductionmentioning
confidence: 99%