2007 Proceedings 57th Electronic Components and Technology Conference 2007
DOI: 10.1109/ectc.2007.373956
|View full text |Cite
|
Sign up to set email alerts
|

160-Gb/s Bidirectional Parallel Optical Transceiver Module for Board-Level Interconnects Using a Single-Chip CMOS IC

Abstract: We report here on the design, fabrication and high-speed performance of a novel parallel optical module with sixteen 10-Gb/s transmitter and receiver channels for a 160-Gb/s bidirectional aggregate data rate. The module utilizes a single-chip CMOS optical transceiver containing both transmitter and receiver circuits. 16-channel high-speed photodiode (PD) and VCSEL arrays are flip-chip attached to the low-power CMOS IC. The substrate emitting/illuminated VCSEL and PD arrays operate at 985 nm and include collima… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
9
0

Year Published

2008
2008
2011
2011

Publication Types

Select...
4
2

Relationship

2
4

Authors

Journals

citations
Cited by 26 publications
(9 citation statements)
references
References 4 publications
0
9
0
Order By: Relevance
“…We first present results for the maximum achievable data rate for electrical interconnects, then compare them to results for optical on-board interconnects published previously [2]. Besides the particular electrical 11 Gb/s link implemented in hardware and extrapolated performance of this link to higher data rates, we considered the ideal case for each technology (either no IC parasitics for the electrical, or the channel limit only for the optical interconnects) to gain insight into the possible room for speed improvements.…”
Section: Discussion: Maximum Achievable Data Ratesmentioning
confidence: 96%
See 1 more Smart Citation
“…We first present results for the maximum achievable data rate for electrical interconnects, then compare them to results for optical on-board interconnects published previously [2]. Besides the particular electrical 11 Gb/s link implemented in hardware and extrapolated performance of this link to higher data rates, we considered the ideal case for each technology (either no IC parasitics for the electrical, or the channel limit only for the optical interconnects) to gain insight into the possible room for speed improvements.…”
Section: Discussion: Maximum Achievable Data Ratesmentioning
confidence: 96%
“…We then present active link measurements at 11 Gb/s and show the correlation with end-to-end link simulations. Finally, we use these hardware-correlated models in simulations to predict the performance of dense buses running at 25 Gb/s rates, and compare this to recent work [2] on on-board optical interconnects.…”
Section: Introductionmentioning
confidence: 98%
“…1. The dual-lens optical system is similar to that reported earlier in references [2,3]. The design relies on nearly collimated light between the 2 lenses which provides greatly relaxed alignment tolerances.…”
Section: Optochip With Integrated Collimating Lens Arraymentioning
confidence: 94%
“…We had previously demonstrated a highly-integrated parallel optical transceiver module utilizing 985nm VCSEL and photodiode arrays flip-chip attached to a single-chip CMOS IC [1]. These "Optochips" were designed for direct coupling to polymer waveguides integrated in optical PCBs, and a full 160 Gb/s bidirectional link through 32 polymer waveguides was recently demonstrated [2,3]. Although the substrate emitting 985nm optoelectronic devices enabled transceiver assemblies with simplified packaging and high area efficiency, these optical modules rely on custom optoelectronic components that are not commercially available.…”
Section: Introductionmentioning
confidence: 99%
See 1 more Smart Citation