34.3 fJ/conv.-step 8-MHz Bandwidth Fourth-Order Pseudo-Differential Ring-Amplifier-Based Continuous-Time Delta–Sigma ADC in 65 nm

Abstract

 Users may download and print one copy of any publication from the public portal for the purpose of private study or research.  You may not further distribute the material or use it for any profit-making activity or commercial gain  You may freely distribute the URL identifying the publication in the public portal If you believe that this document breaches copyright please contact us providing details, and we will remove access to the work immediately and investigate your claim.

Neuromorphic analog spiking-modulator for audio signal processing

“…Figure 7(c) illustrates FoM variation over V in n ½ sweep from 8:2 fJ=conv to 0:89 fJ=conv. This result is in the same order of the magnitude of state-of-the-art analog-to-digital RD converters [34]. Towards a neuromorphic computing, one could use the NAPS proposal combined to a time-todigital converter and digital-based spiking neural networks like [4] in the perspective of a mixed-signal solution as [2], but still ensure a FoM in fJ=conv range.…”

A power efficient delta-sigma ADC with series-bilinear switch capacitor voltage-controlled oscillator

“…Care must be taken to assure that the transistors are operating in the saturation region and not in the triode region. This is because the triode region causes the transistor to behave in a non-linear fashion leading to poor transient response as well as the reduction of the overall gain [27]. The layout of the two-stage amplifier is shown in Figure 2.…”

“…Several existing techniques in ΔΣ ADC architecture reduce the power consumption at the cost of speed [25][26][27][28][29]. Hence the performance of ADC can be improved by transferring the signal processing task to digital domain and by applying proper scaling methodology.…”