1998 Symposium on VLSI Technology Digest of Technical Papers (Cat. No.98CH36216)
DOI: 10.1109/vlsit.1998.689181
|View full text |Cite
|
Sign up to set email alerts
|

A 0.15 μm DRAM technology node for 4 Gb DRAM

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Publication Types

Select...
2
1

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(2 citation statements)
references
References 2 publications
0
2
0
Order By: Relevance
“…11 show some of the critical features in the fabricated device. It is shown that the cell transistor drain contact is well aligned to the bitline with the self-aligned contact PAD technology [4]. The half-bitline pitch is 147 nm.…”
Section: B Device Processing Technologymentioning
confidence: 99%
See 1 more Smart Citation
“…11 show some of the critical features in the fabricated device. It is shown that the cell transistor drain contact is well aligned to the bitline with the self-aligned contact PAD technology [4]. The half-bitline pitch is 147 nm.…”
Section: B Device Processing Technologymentioning
confidence: 99%
“…As the density and the scale of integration progress aggressively toward 1-Gbit DRAM technology and beyond [3], [4], design and processing issues pertaining to the large chip size are becoming more prominent. The increased chip size and decreased feature size indicate that the on-chip processing C. Yoo is with the Integrated Systems Laboratory, Swiss Federal Institute of Technology, Zürich, Switzerland.…”
Section: Introductionmentioning
confidence: 99%