A 10-b Ternary SAR ADC With Quantization Time Information Utilization

Abstract

The design of a ternary successive approximation (TSAR) analog-to-digital converter (ADC) with quantization time information utilization is proposed. The TSAR examines the transient information of a typical dynamic SAR voltage comparator to provide accuracy, speed, and power benefits. Full half-bit redundancy is shown, allowing for residue shaping which provides an additional 6 dB of signal-to-quantization-noise ratio (SQNR). Synchronous quantizer speed enhancements allow for a shorter worst case conversion time. An increased monotonicity switching algorithm, stage skipping due to reference grouping, and SAR logic modifications minimize overall dynamic energy. The architecture has been shown to reduce capacitor array switching power consumption and digital-to-analog converter (DAC) driver power by about 60% in a mismatch limited SAR, reduce comparator activity by about 20%, and require only 8.03 average comparisons and 6.53 average DAC movements for a 10-b ADC output word. A prototype is fabricated in 0.13-m CMOS employing on-chip statistical time reference calibration, supply variability from 0.8 to 1.2 V, and small input signal power scaling. The chip consumes 84 W at 8 MHz with an effective number of bits of 9.3 for a figure of merit of 16.9 fJ/C-S for the 10-b prototype and 10.0 fJ/C-S for a 12-b enhanced prototype chip.Index Terms-Residue shaping, successive approximation analog-to-digital converter (SAR ADC), SAR ADC redundancy, SAR switching, ternary SAR (TSAR), time quantization.

A 700mV low power low noise implantable neural recording system design

“…The bandpass amplifier which utilizes a fully differential structure is based on Harrison's capacitive and resistive feedback method [15]. The lower 3dB frequency is determined by the feedback capacitor and current biased Pseudo resistor [18,37]. A fully differential approach is selected to improve common mode rejection and reduce distortion.…”

A novel time and voltage based SAR ADC design with self-learning technique

“…Recently, there are quite a few low-power or high-performance SAR ADC circuits reported in literature [1][2][3][4][5][6][7][8][9][10]. Typically, SAR ADCs implement the binary search algorithm and require N conversion cycles to generate an N-bit digital output.…”

“…The proximity detector in [9] also relies on comparator timing information to detect when noise signal can be injected for background calibration. According to comparator timing information, the ternary SAR ADC in [10] divides the search space into three sub regions similar to that in pipelined ADCs with 1.5-bits per stage. Overall, these novel designs indicate the promising potentials of utilizing comparator timing information in SAR ADC design.…”

A 0.6-V 38-nW 9.4-ENOB 20-kS/s SAR ADC in 0.18-<formula formulatype="inline"><tex Notation="TeX">$\mu{\rm m}$</tex> </formula> CMOS for Medical Implant Devices

“…Alternatively, the switchingback scheme advocated in [7] can offer a 50.1% reduction in switching power. Further, [8] and [9] bring forward the MCS switching scheme, which achieves a switching power reduction of 84.7%. Though suitable for other applications, such switching schemes are still not efficient enough for ultra-low power ADCs.…”