A 2–5.5 GHz Beamsteering Receiver IC With 4-Element Vivaldi Antenna Array

Zahra, Mahwish; Kempi, Ilia; Haarla, Jaakko; Antonov, Yury; Khonsari, Zahra; Miilunpalo, Toni; Ahmed, Nouman; Inkinen, Juha; Unnikrishnan, Vishnu; Lehtovuori, Anu; Viikari, Ville; Anttila, Lauri; Valkama, Mikko; Kosunen, Marko; Stadius, Kari; Ryynänen, Jussi

doi:10.1109/tmtt.2020.2986754

Cited by 5 publications

(3 citation statements)

References 23 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Within 3GPP standardization, first step is to shift to the FR2 band at 24.2-52.6 GHz [1]. Although several receiver front-ends have been published in the literature for either FR1 [2][3][4] or FR2 [5][6][7][8][9][10][11][12][13][14][15][16], none of them can cover both FR1 and FR2 bands in one system. In the context of emerging spectrum trends, the combination of FR1 and FR2 bands increases the availability of spectrum and spectrum-sharing opportunities.…”

Section: G Communication Brings New Features and Applicationsmentioning

confidence: 99%

An 18–28 GHz dual-mode down-converter IC for 5G applications

Naghavi,

Ryynänen,

Zahra

et al. 2024

Analog Integr Circ Sig Process

Self Cite

View full text Add to dashboard Cite

Emerging spectrum trends require a higher integration of 5G New Radio Frequency Range 1 (FR1) and Frequency Range 2 (FR2) bands to enhance the availability of spectrum and spectrum-sharing opportunities. To enable the reception of both FR1 and FR2 bands in a seamless hardware entity, we propose combining homodyne and heterodyne architectures. This necessitates the incorporation of a down-converter module that transfers the incoming signals from FR2 bands down to FR1, ensuring compatibility with an FR1 direct-conversion receiver (DCR) for the final signal reception. The primary focus of this paper is the design and implementation of the required integrated down-converter. The module includes an integrated balun, a low-noise amplifier (LNA) with a bypass mode, a dual-mode mixer, and an intermediate frequency (IF) amplifier. The introduced bypass mode helps to further elevate the linearity performance compared to the nominal mode. The bypass mode is designed for joint communication and sensing operation to avoid the compression of the receiver. This work also incorporates a local oscillator (LO) signal distribution network with phase tuning elements using a mixed-signal approach. The circuit is implemented in a 22-nm CMOS process, and the active die area is 0.6 $$\text {mm}^\text {2}$$ mm 2 . The measurements demonstrate that the implemented chip can efficiently perform the required frequency conversion over a wide frequency range of 18–28 GHz. Conversion gain of 4.5–7.5 dB, noise figure of 15–19.7 dB, 1 dB compression point (IP1dB) of − 16 to − 10 dBm, and input third-order intercept point (IIP3) of − 5 to 0 dBm are achieved. The measured IP1 dB and IIP3 for the bypass mode are +0.5 to +4.5 dBm and +8.5 to +10 dBm, respectively.

show abstract

Section: G Communication Brings New Features and Applicationsmentioning

confidence: 99%

An 18–28 GHz dual-mode down-converter IC for 5G applications

Naghavi,

Ryynänen,

Zahra

et al. 2024

Analog Integr Circ Sig Process

Self Cite

View full text Add to dashboard Cite

show abstract

“…This has led to the common term phased array for antenna-array receivers with electronic beamforming [36,17]. The reason phase shifts are preferred is due to the power and area efficiency of circuit implementations such as vector modulation [37,38,39,40] and LO phase-shifting [41,42,43] when compared to existing true-time-delay implementations that are covered in Section 2.5.…”

Section: True-time-delay Beamformingmentioning

confidence: 99%

A 0.8-6 GHz True-Time-Delay Beam-Nulling Receiver Front-End

Spoof

Tenhunen

Unnikrishnan

et al. 2022

2022 29th IEEE International Conference on Electronics, Circuits and Systems (ICECS)

View full text Add to dashboard Cite

“…In this context, it is imperative to note that the design schemes for the Wilkinson power divider (WPD) have also seen rapid advances to support the requirements of wireless communication systems (WCS) [16][17][18][19][20][21][22][23][24][25]. For example, multiband WPD architectures are suitable for applications requiring operations at distant bands [26][27][28][29][30][31][32][33][34]. Furthermore, power dividers (PDs) operating at single/multiple frequencies with inherent impedance transformations for different types and levels of impedances are extremely advantageous [35][36][37].…”

Section: Introductionmentioning

confidence: 99%

An Effective Design Scheme of Single- and Dual-Band Power Dividers for Frequency-Dependent Port Terminations

et al. 2023

View full text Add to dashboard Cite

Flexible design schemes for single- and dual-band power dividers terminated in arbitrary port impedances are proposed in this paper. The proposed architecture provides the inherent impedance transformation to real, complex, and frequency-dependent complex impedances at the input and output port terminations. Furthermore, the proposed design is supported by flexible design procedures with independent design variables to enhance rapid prototyping in microstrip technology. It is demonstrated that the presence of independent design variables enhances the design flexibility for varied ranges of frequency and impedance transformation ratios. Two different prototypes, one each demonstrating single- and dual-band performances, are developed to validate the performance of the reported designs with real and frequency-dependent complex port impedances. The prototypes exhibit excellent agreements between the simulated and measured results. The single-band impedance transforming power divider (ITPD) possesses a low-amplitude imbalance of 0.5 dB, a phase imbalance of less than ±0.5∘, and an isolation of −26 dB at the design frequency of 5.8 GHz. The dual-band prototype also exhibits a low-amplitude imbalance of 0.5 dB and a phase imbalance of less than ±0.5∘ at both the design frequencies of 1 GHz and 2.6 GHz. The isolation is also better than −30 dB at both design frequencies. It is thus shown that the overall performance advances the state of the art in the design schemes of ITPDs.

show abstract

A 2–5.5 GHz Beamsteering Receiver IC With 4-Element Vivaldi Antenna Array

Cited by 5 publications

References 23 publications

An 18–28 GHz dual-mode down-converter IC for 5G applications

An 18–28 GHz dual-mode down-converter IC for 5G applications

A 0.8-6 GHz True-Time-Delay Beam-Nulling Receiver Front-End

An Effective Design Scheme of Single- and Dual-Band Power Dividers for Frequency-Dependent Port Terminations

Contact Info

Product

Resources

About