A 2-GHz wide-band direct conversion receiver for WCDMA applications

Pärssinen, Aarno; Jussila, J.; Ryynänen, Jussi; Sumanen, L.; Halonen, K.

doi:10.1109/4.808914

Cited by 137 publications

(42 citation statements)

References 19 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…In an SC amplifier a significant amount of charge intended for the feedback capacitor ends up in the opamp input capacitances, resulting in a gain error. The Miller effect can be avoided by inserting extra cascode transistors on top of the input pair [160,161]. In the case of an nMOS input pair, the added non-dominant pole is much higher than the one already present in the transfer function and thus the phase margin is not reduced significantly.…”

Section: Folded Cascode Otamentioning

confidence: 99%

Circuit Techniques for Low-Voltage and High-Speed A/D Converters

Waltari¹,

Halonen²

2003

The International Series in Engineering and Computer Science

View full text Add to dashboard Cite

The increasing digitalization in all spheres of electronics applications, from telecommunications systems to consumer electronics appliances, requires analog-to-digital converters (ADCs) with a higher sampling rate, higher resolution, and lower power consumption. The evolution of integrated circuit technologies partially helps in meeting these requirements by providing faster devices and allowing for the realization of more complex functions in a given silicon area, but simultaneously it brings new challenges, the most important of which is the decreasing supply voltage.Based on the switched capacitor (SC) technique, the pipelined architecture has most successfully exploited the features of CMOS technology in realizing high-speed high-resolution ADCs. An analysis of the effects of the supply voltage and technology scaling on SC circuits is carried out, and it shows that benefits can be expected at least for the next few technology generations. The operational amplifier is a central building block in SC circuits, and thus a comparison of the topologies and their low voltage capabilities is presented.It is well-known that the SC technique in its standard form is not suitable for very low supply voltages, mainly because of insufficient switch control voltage. Two low-voltage modifications are investigated: switch bootstrapping and the switched opamp (SO) technique. Improved circuit structures are proposed for both. Two ADC prototypes using the SO technique are presented, while bootstrapped switches are utilized in three other prototypes.An integral part of an ADC is the front-end sample-and-hold (S/H) circuit. At high signal frequencies its linearity is predominantly determined by the switches utilized. A review of S/H architectures is presented, and switch linearization by means of bootstrapping is studied and applied to two of the prototypes. Another important parameter is sampling clock jitter, which is analyzed and then minimized with carefully-designed clock generation and buffering.The throughput of ADCs can be increased by using parallelism. This is demonii strated on the circuit level with the double-sampling technique, which is applied to S/H circuits and a pipelined ADC. An analysis of nonidealities in double-sampling is presented. At the system level parallelism is utilized in a time-interleaved ADC. The mismatch of parallel signal paths produces errors, for the elimination of which a timing skew insensitive sampling circuit and a digital offset calibration are developed. A total of seven prototypes are presented: two double-sampled S/H circuits, a time-interleaved ADC, an IF-sampling self-calibrated pipelined ADC, a current steering DAC with a deglitcher, and two pipelined ADCs employing the SO technique.

show abstract

Section: Folded Cascode Otamentioning

confidence: 99%

Circuit Techniques for Low-Voltage and High-Speed A/D Converters

Waltari¹,

Halonen²

2003

The International Series in Engineering and Computer Science

View full text Add to dashboard Cite

show abstract

“…Signals (perhaps from audio or video sensors) are constantly converted from analog to digital, manipulated digitally, and then converted again to analog form. Many DSP applications have constraints on latency; that is, for the system to work, the DSP operation must be completed within some fixed time, and deferred (or batch) processing is not viable (Parssinen et al, 1999).…”

Section:  Dspmentioning

confidence: 99%

Design and Implementation of WiMAX Baseband System

Sun¹,

Zhu²,

Chen³

et al. 2012

Advanced Transmission Techniques in WiMAX

View full text Add to dashboard Cite

“…2(b) [1], [3]- [7], its gain stabilization techniques have not been fully examined. Biasing techniques like constant-transconductance circuits [8] [or proportional-to-absolute temperature (PTAT) circuits [9] in the case of bipolar LNA circuits], which stabilize the LNA input device against supply, temperature, and process variations, do not fully remove the gain variations.…”

mentioning

confidence: 99%

A Gain Stabilization Technique for Tuned RF Low-Noise Amplifiers

Sivonen

Vilander

Pärssinen

2004

IEEE Trans. Circuits Syst. I

Self Cite

View full text Add to dashboard Cite

Abstract-A gain stabilization technique for tuned integrated low-noise amplifiers (LNAs) is presented. The proposed method regulates the LC-tuned load impedance of the amplifier at the operation frequency against variations of passive devices in integrated circuit (IC) process. The impedance stabilization technique is based on the excellent relative accuracy of integrated resistors. Although the absolute deviation of the integrated resistors can be as large as 20%, the relative deviation can be made smaller than 1% provided that resistors are placed close to each other. By applying the proposed method, the voltage-gain variation of the inductively degenerated common-source LNA, which is the most popular LNA architecture, can be reduced several decibels. As a consequence, the entire radio receiver can more easily meet its specifications in the presence of IC process variations and the product yield is improved. Finally, besides the LNAs, the presented stabilization technique can also be utilized in other tuned amplifiers, filters or oscillators employing damped LC-tuned loads.

show abstract

A 2-GHz wide-band direct conversion receiver for WCDMA applications

Cited by 137 publications

References 19 publications

Circuit Techniques for Low-Voltage and High-Speed A/D Converters

Circuit Techniques for Low-Voltage and High-Speed A/D Converters

Design and Implementation of WiMAX Baseband System

A Gain Stabilization Technique for Tuned RF Low-Noise Amplifiers

Contact Info

Product

Resources

About