2014
DOI: 10.1109/jdt.2014.2298917
|View full text |Cite
|
Sign up to set email alerts
|

A 2D-3D Switchable Driving Method for Reducing Power Consumption of Thin-Film Transistor Liquid Crystal Display TV With Film-Type Patterned Retarder

Abstract: This paper presents a new 2D-3D switchable driving method for a 3D thin-film transistor liquid crystal display (TFT-LCD) TV. The proposed driving method, which uses a film-type patterned retarder (FPR), can reduce unnecessary power consumption while displaying 2D images. The proposed driving method can change a part of a pixel according to the driving mode; the part is operated as a black matrix in a 3D display mode, whereas in a 2D display mode, the part is operated as a normal pixel. To realize the proposed … Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

0
3
0

Year Published

2017
2017
2022
2022

Publication Types

Select...
3

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(3 citation statements)
references
References 19 publications
0
3
0
Order By: Relevance
“…CK1 to CK4) are used with the duty ratio of 25%, and the high/low levels are VH/VL, respectively. Because of the reduced clock frequency, compared with conventional schemes, the proposed gate driver renders lower power consumption and shorter stress time due to the reduction of clock's duty ratio [7], [14].…”
Section: The Proposed Gate Drivermentioning
confidence: 99%
See 2 more Smart Citations
“…CK1 to CK4) are used with the duty ratio of 25%, and the high/low levels are VH/VL, respectively. Because of the reduced clock frequency, compared with conventional schemes, the proposed gate driver renders lower power consumption and shorter stress time due to the reduction of clock's duty ratio [7], [14].…”
Section: The Proposed Gate Drivermentioning
confidence: 99%
“…On the other hand, the bootstrapping capacitor is connected to GN for conventional designs [3], [12], [14], and then the bootstrapping voltage of node Q can be expressed by…”
Section: B Bootstrapping Period (P2)mentioning
confidence: 99%
See 1 more Smart Citation