15th Annual GaAs IC Symposium 1993
DOI: 10.1109/gaas.1993.394478
|View full text |Cite
|
Sign up to set email alerts
|

A 3.6 gigasample/s 5 bit analog to digital converter using 0.3 /spl mu/m AlGaAs-HEMT technology

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

1994
1994
1998
1998

Publication Types

Select...
3
2

Relationship

0
5

Authors

Journals

citations
Cited by 9 publications
(2 citation statements)
references
References 7 publications
0
2
0
Order By: Relevance
“…The comparator was measured to have a dynamic sensitivity of 5 mV at 2 GHz, equal to a recent all-transistor circuit [4], while reducing the component count by 75%. Our RTD-HFET comparator has been used to implement a 4-bit 2 GSpj resonant tunneling analog-to-digital converter, which will be reported elsewhere [5].…”
Section: -2mentioning
confidence: 99%
See 1 more Smart Citation
“…The comparator was measured to have a dynamic sensitivity of 5 mV at 2 GHz, equal to a recent all-transistor circuit [4], while reducing the component count by 75%. Our RTD-HFET comparator has been used to implement a 4-bit 2 GSpj resonant tunneling analog-to-digital converter, which will be reported elsewhere [5].…”
Section: -2mentioning
confidence: 99%
“…To remove the reset clock, the output of the comparator core is fed into a RTD-pair latch that is only allowed to sample the signal out-of-phase with the reset clock; the latch therefore removes the clock from the signal. This circuit achieves a significant reduction (75%) in component count over all-transistor comparator circuits [4]. Subcircuits of these two stages were tested independently, and functioned as described.…”
Section: Device Fabrication/ Circuit Testingmentioning
confidence: 99%