A 33 Gb/s combined adaptive CTLE and half-rate look-ahead DFE in 0.13 µm BiCMOS technology for serial link

Abstract

Abstract:A 33 Gbit/s equalizer chip fabricated in 0.13 μm BiCMOS technology is presented. The proposed equalizer prototype includes adaptive continue time linear equalizer (CTLE) with middle frequency compensation and adaptive half-rate look ahead decision feedback equalizer (DFE). The slope detection based CTLE employs a two-path amplifier to adjust the ratio of the high frequency and low frequency adaptively, and a middle frequency amplifier dedicated to provide an appropriate compensation in the intermediate frequency range. For the half-rate DFE, by using a look ahead structure and an analog LMS algorithm circuit, the performance is improved in speed and area. Measurement results show that the equalizer chip can compensate lossy channel with a loss of 26 dB at 20 GHz effectively and the data rate can be up to 33 Gb/s under 3.3 V power supply, the total power consumption is about 726 mW at 33 Gb/s data rate.

A 25Gb/s RX front-end with multi-stage linear equalizer and 3-tap speculative DFE in 65nm CMOS technology

“…7. Meeting critical timing margins is a challenging part of the DFE architecture, for which we employ a half-rate speculative structure to obtain the first-Tap timing requirement [23,24,25]. Compared to the traditional structure, the DFE speculatively adds and subtracts the tap coefficient C 1 within the sampling phase of the slicer, then selects two outputs based on the previous one-bit decision, which avoids tight timing constraints.…”

A 36 Gb/s wireline receiver with adaptive CTLE and 1-tap speculative DFE in 0.13 µm BiCMOS technology

“…9. The sum operation is achieved by the current flowing through the load resistor [26,29]. The current of the i th tail current source can be expressed as:…”