2009
DOI: 10.1007/s10470-009-9391-x
|View full text |Cite
|
Sign up to set email alerts
|

A 6-bit 2.5-GS/s flash ADC using comparator redundancy for low power in 90 nm CMOS

Abstract: Abstract-A 2.5 GS/s flash ADC, fabricated in 90nm CMOS utilizes comparator redundancy to avoid traditional power, speed and accuracy trade-offs. The redundancy removes the need to control comparator offsets, allowing the large process-variation induced mismatch of small devices in nanometer technologies. This enables the use of small-sized, ultra-low-power comparators with clock-gating capabilities in order to reduce the power dissipation. The chosen calibration method enables an overall low-power solution and… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2011
2011
2015
2015

Publication Types

Select...
5

Relationship

0
5

Authors

Journals

citations
Cited by 9 publications
(1 citation statement)
references
References 15 publications
0
1
0
Order By: Relevance
“…At this relatively low resolution, the straight forward full-flash architecture seems best suited for the high speed data converter. However, flash ADCs in CMOS technology suffer greatly from random offsets in the comparators which can easily exceed the least significant bit (LSB) [2], defined as 3rV os;comp…”
Section: Introductionmentioning
confidence: 99%
“…At this relatively low resolution, the straight forward full-flash architecture seems best suited for the high speed data converter. However, flash ADCs in CMOS technology suffer greatly from random offsets in the comparators which can easily exceed the least significant bit (LSB) [2], defined as 3rV os;comp…”
Section: Introductionmentioning
confidence: 99%