A 65 nm CMOS 4-Element Sub-34 mW/Element 60 GHz Phased-Array Transceiver

Tabesh, Maryam; Chen, Jiashu; Marcu, Cristian; Kong, Lingkai; Kang, Shin‐Won; Niknejad, Ali M.; Alon, Elad

doi:10.1109/jssc.2011.2166030

Cited by 117 publications

(27 citation statements)

References 12 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Each transmission line is characterized by four parameters ( , , , ) that depend on the geometry [28], but in a high-level design it is sufficient to know the characteristic impedance 2) Power divider: It is useful to split one LO signal and to deliver the LO to many other blocks. For example, the Wilkinson divider is used to split the LO signal in phase and to isolate two outputs in the phased-array system [2]. 3) Passive balun: Often employed for the conversion from a single-ended signal to a differential signal or vice versa.…”

Section: Lo Distributionmentioning

confidence: 99%

See 1 more Smart Citation

A W-Band Low-Noise PLL With a Fundamental VCO in SiGe for Millimeter-Wave Applications

Kang

Chien

Niknejad

2014

IEEE Trans. Microwave Theory Techn.

Self Cite

View full text Add to dashboard Cite

A W-band fundamental phase-locked loop (PLL) is designed and fully integrated to achieve high output power and low noise in a 0.13-m SiGe BiCMOS process. A PLL with a fundamental voltage-controlled oscillator (VCO) is chosen after comparing several frequency-synthesizer architectures. Local oscillator (LO) generation and LO distribution are also considered. The employed free-running VCO achieves a tuning range from 92.5 to 102.5 GHz (8.3%), an output power of 6 dBm, and a phase noise of 124.5 dBc/Hz at 10-MHz offset. The locking range of the PLL is from 92.7 to 100.2 GHz, and the phase noise is 102 dBc/Hz at 1-MHz offset. The root mean square jitter integrated from 1 MHz to 1 GHz is 71 fs. Finally, the figure-of-merit for VCOs is discussed. Index Terms-Colpitts oscillator, frequency synthesizer, fundamental oscillator, Gilbert-mixer phase detector (PD), local oscillator (LO) distribution, LO generation, Miller divider, millimeterwave applications, phase-locked loop (PLL), phase noise, reference spur, voltage-controlled oscillator (VCO), W-band.

show abstract

Section: Lo Distributionmentioning

confidence: 99%

“…For example, 60-GHz transceivers are used for high-speed wireless communication [1], [2], a frequency of 77 GHz is used for automotive radar systems [3], [4], and 94 GHz is used for medical imaging systems [5]- [7]. In addition, several frequency bands between 70-100 GHz are available for commercial development.…”

Section: Introductionmentioning

confidence: 99%

A W-Band Low-Noise PLL With a Fundamental VCO in SiGe for Millimeter-Wave Applications

Kang

Chien

Niknejad

2014

IEEE Trans. Microwave Theory Techn.

Self Cite

View full text Add to dashboard Cite

show abstract

“…Several high performance systems, realized in CMOS technology were published in recent years demonstrating the prospects of CMOS for highly integrated mm-Wave systems [1][2][3]. As CMOS technology progresses, increased process variations and mismatch limit the design space and require a stringent design approach, which in many cases limits the realization of the circuit, and compromises the overall design performance.…”

Section: Introductionmentioning

confidence: 99%

Variable Delay Transmission Lines in advanced CMOS SOI technology

Shlafman

Sheinman

Elad

et al. 2014

2014 IEEE Radio Frequency Integrated Circuits Symposium

View full text Add to dashboard Cite

Variable (Delay) Transmission Lines (VTL) offer digital tuning of fabricated transmission lines to compensate for process variation in active and passive devices of RF silicon design enabling self-healing and postproduction circuit tuning. A novel compact semi-analytic single ended VTL model, enabling accurate RFIC circuit level simulation to enhance design flow, was developed. VTL structures were fabricated and measured in IBM 32nm CMOS SOI technology. The 30,50,80 Ohm VTL structures, consisting of metal crossing lines between the signal line and ground plane that are connected to ground through CMOS switches, exhibit over 11%, 15%, 18% delay tuning range respectively with low insertion loss and good agreement between measured results and developed model simulations.

show abstract

“…Current developments are focused on uncompressed high-definition video transfer indoors between a set-top box and a display, using 1.75 GHz channels in the 60 GHz band. These systems mitigate long channel impulse response by using OFDM modulation and phased arrays [1]- [3]. While effective for indoor high-definition video distribution, they consume relatively high power, making them suitable for wall-plugged devices.…”

Section: Introductionmentioning

confidence: 99%

“…Phased-array transmitters and receivers with beam-forming capability have been developed for reducing the multipath propagation, but they increase the power consumption and the system overhead in terms of the adaptation time and signal processing [2], [3]. Although they reduce the length of the effective channel response, they cannot eliminate the need for the receive equalizer.…”

Section: Introductionmentioning

confidence: 99%

A 2 Gb/s 5.6 mW Digital LOS/NLOS Equalizer for the 60 GHz Band

Park

Richards

Nikolić

2011

IEEE J. Solid-State Circuits

View full text Add to dashboard Cite

Abstract-The wide unlicensed bandwidth of a 60 GHz channel presents an attractive opportunity for high data rate and low power personal area networks (PANs). The use of single-carrier modulation can yield energy-efficient transmitter and receiver implementation, but equalization of the long channel response in non-line-of-sight (NLOS) conditions presents a significant challenge. A digital equalizer for 60 GHz channels has been designed for both line of sight (LOS) and NLOS channel conditions to meet the IEEE WPAN standard. Power consumption is minimized by using a parallelized distributed arithmetic (DA) architecture. A 2 mm 2 mm test chip in 65nm CMOS implements a 6 tap feedforward and 32 tap feedback equalizer that can be configured to cancel the response of up to 72 symbols, and consumes 5.6 mW at 2 Gb/s throughput. The chip also includes a channel estimator based on a Golay correlator for setting the equalizer coefficients and estimating frequency and timing error.

show abstract

A 65 nm CMOS 4-Element Sub-34 mW/Element 60 GHz Phased-Array Transceiver

Cited by 117 publications

References 12 publications

A W-Band Low-Noise PLL With a Fundamental VCO in SiGe for Millimeter-Wave Applications

A W-Band Low-Noise PLL With a Fundamental VCO in SiGe for Millimeter-Wave Applications

Variable Delay Transmission Lines in advanced CMOS SOI technology

A 2 Gb/s 5.6 mW Digital LOS/NLOS Equalizer for the 60 GHz Band

Contact Info

Product

Resources

About