A Chaos-Based Random Number Generator for Eight-Bit Micro-Controller System

Tang, Ke; Kwok, H.S.; Tang, Wallace K. S.; Man, K.F.

doi:10.1142/s0218127408020719

Cited by 7 publications

(3 citation statements)

References 8 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…It is a fact, that apart from the above researchers, the subject of designing chaotic random number generators has attracted the interest of several other research groups (Kohda & Tsuneda, 1997;Kolesov et al, 2001;Li et al, 2001;Gentle, 2003;Tsuneda et al, 1999;Kennedy et al, 2000;Pareschi et al, 2006;Tang & Tang, 2006) due to the large number of applications that they have.…”

Section: Related Workmentioning

confidence: 99%

Design of a Chaotic Random Bit Generator Using a Duffing - van der Pol System

Volos

Kyprianidis

Stouboulos

et al. 2016

International Journal of System Dynamics Applications

View full text Add to dashboard Cite

In this paper a chaotic random bit generator, which is based in one of the most well-known non-autonomous chaotic dynamical systems, the Duffing van der Pol, is presented. The basic component of this design approach is the use of the Poincaré map of the aforementioned system. The produced chaotic attractor of the Duffing van der Pol system is converted with the proposed method to a random bit sequence. Furthermore, for, improving the “randomness” of the produced bit streams the X-OR function in the outputs of two threshold circuits that use two variables x which are produced by the two Duffing – van der Pol's Poincaré maps is used. Finally, the produced bit sequence is subjected to the de-skewing technique to extract unbiased bits with no correlation and so to increase their complexity, as it is confirmed by the statistical test suite, FIPS-140-2.

show abstract

Section: Related Workmentioning

confidence: 99%

Design of a Chaotic Random Bit Generator Using a Duffing - van der Pol System

Volos

Kyprianidis

Stouboulos

et al. 2016

International Journal of System Dynamics Applications

View full text Add to dashboard Cite

show abstract

“…The main advantage of a memristive chaotic oscillator is that it allows chaotic signal generation with a completely passive circuit as a result of the implementation of the memristor as a two-terminal passive circuit element. The structures that use the memristor instead of the Chua diode in the classical Chua circuit are more advantageous in terms of their future use (Tang et al , 2008). Like chaos circuits, memristor simulators in literature suffers from including many circuit elements (Kaçar, 2016; Akgul et al , 2017; Drutarovsky and Galajda, 2007) .…”

Section: Introductionmentioning

confidence: 99%

A novel memristive true random number generator design

Taşkıran

Kıllıoğlu

et al. 2019

COMPEL

View full text Add to dashboard Cite

Purpose In this work, a true random number generator is designed by sampling the double-scroll analog continuous-time chaotic circuit signals. Methodology A Chua circuit based on memristance simulator is designed to obtain a non-linear term for a chaotic dynamic system. It is implemented on the board by using commercially available integrated circuits and passive elements. A low precision ADC which is commonly found in the market is used to sample the chaotic signals. The mathematical analysis of the chaotic circuit is verified by experimental results. Originality It is aimed to be one of the pioneering studies (including low precision ADC) in the literature on the implementation of memristive chaotic random number generators. Findings Two new methods are proposed for post-processing and creating random bit array using XOR operator and J-K flip flop. The bit stream obtained by a full-hardware implementation successfully passed the NIST-800-22 test. In this respect, the availability of the memristance simulator circuit, memristive chaotic double-scroll attractor, proposed random bit algorithm and the randomness of the memristive analog continuous-time chaotic true number generator were also verified.

show abstract

“…It is because the 5 MSBs of each data point are discarded and only the 3 LSBs are selected. Selecting the LSBs is equivalent to a modulo operation, or a folding action, that scrambles the data points [17]. The final output at position c of Fig.…”

mentioning

confidence: 99%

Random bit generation using an optically injected semiconductor laser in chaos with oversampling

Chan

2012

Opt. Lett.

102

View full text Add to dashboard Cite

Random bit generation is experimentally demonstrated using a semiconductor laser driven into chaos by optical injection. The laser is not subject to any feedback so that the chaotic waveform possesses very little autocorrelation. Random bit generation is achieved at a sampling rate of 10 GHz even when only a fractional bandwidth of 1.5 GHz within a much broader chaotic bandwidth is digitized. By retaining only 3 least significant bits per sample, an output bit rate of 30 Gbps is attained. The approach requires no complicated postprocessing and has no stringent requirement on the electronics bandwidth.

show abstract

A Chaos-Based Random Number Generator for Eight-Bit Micro-Controller System

Cited by 7 publications

References 8 publications

Design of a Chaotic Random Bit Generator Using a Duffing - van der Pol System

Design of a Chaotic Random Bit Generator Using a Duffing - van der Pol System

A novel memristive true random number generator design

Random bit generation using an optically injected semiconductor laser in chaos with oversampling

Contact Info

Product

Resources

About