2006 IEEE International Symposium on Circuits and Systems
DOI: 10.1109/iscas.2006.1692989
|View full text |Cite
|
Sign up to set email alerts
|

A double-data rate (DDR) processing-in-memory (PIM) device with wideword floating-point capability

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Publication Types

Select...
2

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(2 citation statements)
references
References 5 publications
0
2
0
Order By: Relevance
“…Only the chunk size detection algorithm (in Section 4.3) needs to be adjusted depending on the programming model. Our proposed mechanism will also work well on NDP with conventional DRAM devices [7,12]. Processing cores in DDRx DIMMs benefit from accessing data in the same DIMM, but the host processor should utilize all DIMMs concurrently.…”
Section: Other Ndp Systemsmentioning
confidence: 97%
See 1 more Smart Citation
“…Only the chunk size detection algorithm (in Section 4.3) needs to be adjusted depending on the programming model. Our proposed mechanism will also work well on NDP with conventional DRAM devices [7,12]. Processing cores in DDRx DIMMs benefit from accessing data in the same DIMM, but the host processor should utilize all DIMMs concurrently.…”
Section: Other Ndp Systemsmentioning
confidence: 97%
“…In graph computing, the number of vertices and their neighbors that each thread-block accesses depends highly on graph properties. To examine the impact of the graph properties on our proposed mechanism, we differentiate the properties that can be estimated at the time the graph is preprocessed 7 from those that cannot be estimated. Basic graph properties such as the number of vertices and edges can be obtained at the time the graph is preprocessed.…”
Section: Sensitivity To Graph Propertiesmentioning
confidence: 99%