A fully-integrated 0.13μm CMOS mixed-signal SoC for DVD player applications

Okamoto, Koji; Morie, T.; Yamamoto, A.; Nagano, Kouichi; Sushihara, K.; Nakahira, H.; Horibe, Ryusuke; Aida, Kazutoshi; Takahashi, T.; Ochiai, Minoru; Soneda, A.; Kakiage, T.; Iwasaki, Tamaki; Taniuchi, H.; Shibata, Tomoki; Ochi, Takahiro; Takiguchi, Masato; Yamamoto, T.; Seike, Tadayoshi; Matsuzawa, A.

doi:10.1109/isscc.2003.1234197

Cited by 4 publications

(3 citation statements)

References 2 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…To meet the demands, several signal processing technologies on DVD LSIs and related technologies for read channels have been reported [1] [2]. A mixed-signal timing recovery system for typical read channels, which consists of a digital-to-analog converter (DAC), a voltage controlled oscillator (VCO), an analog-to-digital converter (ADC), and other control logic circuits, is widely used.…”

Section: Introductionmentioning

confidence: 99%

Adaptive oversampling rate controller in full-digital timing recovery for read channel systems

et al. 2007

View full text Add to dashboard Cite

A novel timing recovery for read channel systems with asynchronous full-digital architecture is presented. The timing recovery consists of a frequency synthesizer and digital circuits employing an adaptive oversampling rate controller to keep its oversampling rate constant. Therefore, it is no need to change a digital equalizer characteristic even if a data transfer rate varies. Moreover, it controls the power consumption to be adequate at CAV. Since the proposed timing recovery is constructed of full-digital logic, it can realize a robust read channel system in high-speed signal processing and on next generation LSIs.

show abstract

Section: Introductionmentioning

confidence: 99%

Adaptive oversampling rate controller in full-digital timing recovery for read channel systems

et al. 2007

View full text Add to dashboard Cite

show abstract

“…Monolithic photoreceivers, or opto-electronic integrated circuits (OEIC), incorporate both photodetectors and the accompanying optical interface circuitry, and have wide application in optical networks [1], interconnects [2], and data storage [3]. Integrating photodiodes and receiver electronics onto a single substrate reduces cost, size, and power while providing better immunity to both electromagnetic interference (EMI) and electrostatic discharge (ESD).…”

Section: Introductionmentioning

confidence: 99%

A 400Mbps CMOS Spatially-Modulated Photoreceiver for Optical Storage

Chong¹,

Phang²

2005 IEEE International Symposium on Circuits and Systems

View full text Add to dashboard Cite

This paper presents a modified spatially modulated photodetector with greater efficiency for optical storage. The spatially modulated structure reduces intersymbol interference by cancelling the effect of photo-carriers generated deep in the substrate. Detector efficiency is enhanced by reducing the covered portion of the detector. Measured results from a chip fabricated in a standard 0.35 CMOS process incorporating the proposed photodetector, transimpedance amplifiers, and differential amplifier show a responsivity of 0.19A/W and a bandwidth of 300 MHz.

show abstract

“…Since several complicated arithmetic operations and macro functions such as ATIP decoding can be executed by hardware instead of firmware, only an enhanced 8b µP controller is utilized to achieve the realtime controlling mechanism. In contrast to other approaches using 16b or 32b RSIC CPUs in optical-storage systems [1], the proposed COMBO SoC reduces the design complexity significantly.…”

mentioning

confidence: 99%

A CMOS SoC for 56/32/56/16 COMBO driver applications

Tsai

Liao

Chang³

et al.

2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)

View full text Add to dashboard Cite

The most efficient combo/driver solution in terms of cost and performance is SoC. In this paper, a single chip with both CD/DVD decoding and CD-R/RW recording functions is proposed for a COMBO driver application. The general system specification is 56/32/56/16, indicating CD-R recording speed up to 56XS, CD-RW recording speed up to 32XS, CD-ROM decoding speed up to 56XS, and DVD-ROM decoding speed up to 16XS. In addition, this COMBO SoC supports some dedicated functions including DVD-RAM decoding, Mt. Rainier CD-RW format, and the true constant angular velocity (CAV) recording mode. Except the robust controls of the servo system and the laser power, the mechanisms for rapid disk ID detection and automatic calibration are also provided in this approach. Figure 23.6.1 shows the COMBO SoC block diagram.The analog signal processor receives the analog RF and servo signals from the optical pickup unit (OPU). The S/H and matrix circuit as well as the servo and detection block generate various signals, such as focusing and tracking error signals, to precisely control the OPU position. Moreover, the differential phase detection (DPD) circuit is used for both track counting and following functions as DVD decoding. The wobble signal processing unit is implemented to extract the absolute time in pre-groove (ATIP) information from the CD-R or CD-RW disc. The analog signal processor also includes the automatic power control (APC) circuit with built-in D/A converters to ensure stabilized laser power for both CD and DVD systems. The RRF/ROPC block provides the optimal laser power for disc recording application. Note that the RF equalizer consists of a seven pole, two zero Gm-C filter and the tuning circuit is implemented to enhance the signal-to-noiseratio of the eight-to-fourteen modulation (EFM) signal. The cutoff frequency can be programmed from 3MHz to 70MHz and the gain boost is adjustable from 0dB to 11.4dB. Furthermore, the built-in band-gap voltage reference circuit provides 1.4V/2.0V/2.8V references. After receiving the data signal from the analog front-end processor, the channel data processor including a built-in data PLL is designed for the data demodulation.The digital part mainly contains the following modules: CD-ROM encoder/decoder, DVD decoder, servo DSP controller, audio processor, ATIP decoder, spindle motor controller, defect management module, interface controller, 8b µProcessor, write power control and write strategy timing generator. An optimal power control (OPC) calculator is also implemented with 0.1mW power resolution as well as a built-in jitter meter with 0.9ns resolution. The interface controller includes the buffer memory manager, the DMA interface microcontroller, the flash programming and the enhanced-IDE (ATAPI) host interface controller. Since several complicated arithmetic operations and macro functions such as ATIP decoding can be executed by hardware instead of firmware, only an enhanced 8b µP controller is utilized to achieve the realtime controlling mechanism. In contrast to other approach...

show abstract

A fully-integrated 0.13μm CMOS mixed-signal SoC for DVD player applications

Cited by 4 publications

References 2 publications

Adaptive oversampling rate controller in full-digital timing recovery for read channel systems

Adaptive oversampling rate controller in full-digital timing recovery for read channel systems

A 400Mbps CMOS Spatially-Modulated Photoreceiver for Optical Storage

A CMOS SoC for 56/32/56/16 COMBO driver applications

Contact Info

Product

Resources

About