A Fully Integrated Low-Power High-Coexistence 2.4-GHz ZigBee Transceiver for Biomedical and Healthcare Applications

Gil, José María Mengual; Kim, Ji-Hoon; Kim, Chun Suk; Park, Chulhyun; Park, Jungsu; Park, Hyejin; Lee, Hyeji; Lee, Sung–Jae; Jang, Young-Ho; Koo, Minsuk; Gil, Jaime Gómez; Han, Kwangseok; Kwon, Yong Won; Song, Inho

doi:10.1109/tmtt.2014.2342671

Cited by 31 publications

(11 citation statements)

References 11 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…1) PLLs: The most popular LO generation method, at least at higher output power, is to employ a PLL to synthesize a carrier frequency [11], [12]. Although it is the most robust carrier synthesis solution, continuously operating a PLL is too energy expensive for many ULP applications.…”

Section: Carrier Synthesis and Low-power Transmitter Architecturesmentioning

confidence: 99%

Narrowband Transmitters: Ultralow-Power Design

2015

View full text Add to dashboard Cite

show abstract

Section: Carrier Synthesis and Low-power Transmitter Architecturesmentioning

confidence: 99%

Narrowband Transmitters: Ultralow-Power Design

2015

View full text Add to dashboard Cite

show abstract

“…Phase-locked loops. The most popular LO generation method, at least at higher output powers, is to employ a PLL to synthesize a carrier frequency that is locked to an on-board reference circuit such as a crystal [10,11]. Although this is the most robust carrier synthesis solution, continuously operating a PLL is too energy expensive for many ULP applications.…”

Section: Low Power Tx Architecturesmentioning

confidence: 99%

“…To foster a better comparison between the architectures, receiver sensitivity can be normalized to the same data rate, in this example arbitrarily chosen as 100 kbps. The normalized sensitivity can be derived for each receiver since data rate scales linearly with bandwidth and thus inversely with sensitivity [58]: Sensitivity @100kbps D Sensitivity 10 log 10 Data Rate 100 kbps For example, a 10 times increase in data rate would result in 10 dB higher sensitivity. Figure 19 shows a plot of normalized sensitivity at 100 kbps versus power consumption.…”

Section: Benchmarkingmentioning

confidence: 99%

Introduction to Ultra Low Power Transceiver Design

Lee

Mercier

2015

Integrated Circuits and Systems

View full text Add to dashboard Cite

Design of radios with ultra-low-power consumption can enable many new and exciting applications ranging from wearable healthcare to Internet of Things devices and beyond. Achieving low power operation is usually an exercise in trading-off important performance metrics with power. This chapter presents an overview of state-of-the-art narrowband architectures and techniques that achieve ultra-low-power operation, and concludes with a section that benchmarks recent state-of-the-art designs in order to illustrate power-performance trade-offs.

show abstract

“…1(b)). The input phase is thus given by: (14) The output phase, which is equal to , is depicted as (15) Hence, the voltage shift observed on is:…”

Section: B Proposed Modulation Bandwidth Calibration Techniquementioning

confidence: 99%

A CMOS Delta-Sigma PLL Transmitter with Efficient Modulation Bandwidth Calibration

Huang

Chen

Guo

et al. 2015

IEEE Trans. Circuits Syst. I

View full text Add to dashboard Cite

A delta-sigma phase locked loop (PLL) transmitter with an efficient modulation bandwidth calibration technique is proposed in this paper. With the proposed technique, the digital-analog mismatch between digital pre-emphasis filter and PLL is calibrated. The loop filter variation is tracked in the first place, and then the variation of the loop gain is calibrated by sensing the magnitude differences of the modulator between DC and ten times of the loop bandwidth. The proposed transmitter has been implemented in 0.18-CMOS technology for GSM/GPRS application. Measurement results show that the maximum RMS phase error of the proposed transmitter is 0.8 . In addition, the measured calibration accuracies for and loop gain variations are 0.5% and 0.8%, respectively. By reusing the PLL locking time, 18-calibration time is achieved. Moreover, most parts of the calibration circuitries can be shared with the receiver chain, reducing the circuit complexity overhead. Index Terms-Delta-sigma phase locked loop (PLL), modulation bandwidth calibration, transmitters.Manuscript

show abstract

A Fully Integrated Low-Power High-Coexistence 2.4-GHz ZigBee Transceiver for Biomedical and Healthcare Applications

Cited by 31 publications

References 11 publications

Narrowband Transmitters: Ultralow-Power Design

Narrowband Transmitters: Ultralow-Power Design

Introduction to Ultra Low Power Transceiver Design

A CMOS Delta-Sigma PLL Transmitter with Efficient Modulation Bandwidth Calibration

Contact Info

Product

Resources

About