A fully integrated single core VCO with a wide tuning range for DVB‐H

Abstract

This article presents a fully integrated LC VCO in a low cost 0.35 μm BiCMOS technology for DVB‐H standard. The VCO was designed for a direct conversion receiver architecture. To facilitate the integration of inductors and capacitors, the circuit oscillates at twice the required UHF frequency. Techniques like emitter degeneration, capacitor divider, and optimum bias and tank design have been used to improve phase noise requirements. The obtained phase noise is −112 dBc/Hz at 100 kHz offset and the tuning range is 47.6%. © 2009 Wiley Periodicals, Inc. Microwave Opt Technol Lett 51: 1338–1343, 2009; Published online in Wiley InterScience (www.interscience.wiley.com). DOI 10.1002/mop.24318

Wide range fully integrated VCO with new cells-based varactor

“…It uses techniques like emitter degeneration, capacitor divider and optimum bias for minimum noise to improve phase noise requirements and oscillation amplitude (Khemchandani, del Pino, Diaz, and Hernandez 2009). International Journal of Electronics 1171…”

RHBD Techniques to Mitigate SEU and SET in CMOS Frequency Synthesizers

“…A drawback of this technique is that the phase noise of the oscillator no longer met the standard specification (−102 dBc/Hz @3.5 MHz) due to the thermal noise of resistors R1 and R2. To improve the phase noise, a common technique used is to increase the amplitude of oscillation [27]. To do this, a capacitive divider consisting of four capacitors and two resistors were added to the N and P cross-coupled pair transistors.…”

Effect of separation and depth of N + diffusions in the quality factor and tuning range of PN varactors

“…Additionally, an array of switched capacitors is employed to increase the frequency range. It uses techniques like emitter degeneration, capacitor divider and optimum bias for minimum noise to improve phase noise requirements and oscillation amplitude (Khemchandani, del Pino, Diaz, and Hernandez 2009). The layout of the VCO, which is shown in Figure 9, is designed with the greatest possible symmetry between the two branches of the differential circuit.…”