2022
DOI: 10.29292/jics.v16i3.539
|View full text |Cite
|
Sign up to set email alerts
|

A Low-cost Fault Tolerance Method for ARM and RISC-V Microprocessor-based Systems using Temporal Redundancy and Approximate Computing through Simplified Iterations

Abstract: Approximate Computing techniques have been successfully used to reduce the overhead associated with redundancy in fault-tolerant system designs. This paper presents a fault tolerance method to reduce the execution time overhead of the well-known Time Redundancy technique by means of an improvement proposed for the Approximate Computing software-based technique known as loop perforation. Time Redundancy is a software-based fault tolerance technique that involves executing replicas of a task at different times. … Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2

Citation Types

0
2
0

Year Published

2024
2024
2024
2024

Publication Types

Select...
3
1
1

Relationship

0
5

Authors

Journals

citations
Cited by 6 publications
(2 citation statements)
references
References 0 publications
0
2
0
Order By: Relevance
“…In spatial redundancy approaches, the same computation is executed on multiple hardware resources, possibly implementing a Double Modular Redundancy (DMR) or Triple Modular Redundancy (TMR) [23]. In temporal redundancy approaches, the task execution is replicated in time [24] on the same hardware resource. In the context of highly parallel HPC workloads, if we assume a fixed amount of available hardware resources both approaches come at the cost of increased execution time, since spatial redundancy sacrifices part of the parallelism of the machine.…”
Section: Related Workmentioning
confidence: 99%
See 1 more Smart Citation
“…In spatial redundancy approaches, the same computation is executed on multiple hardware resources, possibly implementing a Double Modular Redundancy (DMR) or Triple Modular Redundancy (TMR) [23]. In temporal redundancy approaches, the task execution is replicated in time [24] on the same hardware resource. In the context of highly parallel HPC workloads, if we assume a fixed amount of available hardware resources both approaches come at the cost of increased execution time, since spatial redundancy sacrifices part of the parallelism of the machine.…”
Section: Related Workmentioning
confidence: 99%
“…Of course, this does not prevent the functional unit busy time to be doubled. Authors in [24] address task-level replication, approximating the task before it is replicated, thus combining approximate computing techniques with temporal redundancy. The execution time overhead is reduced thanks to the approximate version of the original task being re-executed.…”
Section: Related Workmentioning
confidence: 99%