A Low Power High-Speed 8-Bit Pipelining CLA Design Using Dual-Threshold Voltage Domino Logic

Wang, Chua-Chin; Huang, Chi‐Chun; Lee, Ching-Li; Cheng, Tsai-Wen

doi:10.1109/tvlsi.2008.917561

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2009

2020

Publication Types

Select...

Article4

Other1

Relationship

Self Cite0

Independent5

Authors

Journals

Cited by 20 publications

References 20 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

Single Event Resilient Dynamic Logic Designs

Wang

Chen

et al. 2014

J Electron Test

View full text Add to dashboard Cite

Dynamic logic families are commonly used in high speed applications, but they are susceptible to single event errors. This paper presents and evaluates three techniques of hardening dynamic logic-layout manipulation using charge sharing, addition of a feedback capacitor across the static inverter, and dual-rail domino logic with differential keepers. The layout-based design has better single event tolerance by sharing charge between NFET devices of the dynamic and static inverters; the design with a feedback capacitor makes the keeper more effective in recovering the hit node because of the increased propagation delay; the differential-keeper structure shows superior SET performance because the hit node could recover through the restoring path in the case of charge loss. These proposed designs along with the reference traditional keeper-based design were fabricated in a 130 nm technology node as shift register chains and then irradiated by heavy ion particles. Experimental results verified the mechanisms and effectiveness of these proposed designs.

show abstract