1989
DOI: 10.1109/4.44984
|View full text |Cite
|
Sign up to set email alerts
|

A multistep A/D converter family with efficient architecture

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

1991
1991
2015
2015

Publication Types

Select...
5
1
1

Relationship

0
7

Authors

Journals

citations
Cited by 20 publications
(2 citation statements)
references
References 2 publications
0
2
0
Order By: Relevance
“…Purely flash converters have been developed using SiGe BiCMOS [17], [18], however their bit accuracies are limited by the number of comparators needed and the enormous input capacitance generated by placing numerous transistors in parallel. The two-stage A/D converter architecture [19] is chosen for this design due to its positive tradeoffs between speed, power, and complexity. A block diagram of a two-stage converter is shown in Fig.…”
Section: A High-speed Analog-to-digital Conversionmentioning
confidence: 99%
“…Purely flash converters have been developed using SiGe BiCMOS [17], [18], however their bit accuracies are limited by the number of comparators needed and the enormous input capacitance generated by placing numerous transistors in parallel. The two-stage A/D converter architecture [19] is chosen for this design due to its positive tradeoffs between speed, power, and complexity. A block diagram of a two-stage converter is shown in Fig.…”
Section: A High-speed Analog-to-digital Conversionmentioning
confidence: 99%
“…Folding and/or interpolation [28] can help reduce the number of comparators required, but the architecture is still not well suited for low-power applications. Multi-step [29] ADC also require a relatively large amount of analog hardware, resulting in excessive power consumption for application in distributed sensor networks.…”
Section: Adc Architecturementioning
confidence: 99%