A new coding scheme for fault tolerant 4-phase delay-insensitive codes

Huemer, Florian; Lechner, Jakob; Steininger, Andreas

doi:10.1109/iccd.2016.7753311

Cited by 2 publications

(5 citation statements)

References 9 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The proposed DIRC codes decrease the code rate by 29.93% against SP with 1-of-2 codes and 9.34% against HC with 1-of-4 codes [32]. The fault-tolerant four-phase DI codes mitigate the TFs in asynchronous communication links [33]. The proposed DIRC codes decrease the code rate by 34% compared to DI codes in 1-of-2 and 1-of-4 codes [33].…”

Section: Resultsmentioning

confidence: 95%

“…The fault-tolerant four-phase DI codes mitigate the TFs in asynchronous communication links [33]. The proposed DIRC codes decrease the code rate by 34% compared to DI codes in 1-of-2 and 1-of-4 codes [33]. The proposed DIRC codes decrease the code rate than different fault-tolerant methods and are suitable for use in QDI pipeline modules for error-free asynchronous communication.…”

Section: Resultsmentioning

confidence: 99%

“…Table 3. Code rate analysis of different fault-tolerable codes [30]- [33] with proposed work Coding approach QDI Systematic 1-of-n codes Code rate TRDIC [30] Yes No 1-of-2 0.4 1-of-4 0.5 Zero-Sum [31] No Yes 1-of-2 0.38 1-of-4 0.43 DI with SP [32] No No 1-of-2 0.471 DI with HC [32] No No 1-of-4 0.364 DIC [33] No No 1-of-2 0. TFs.…”

Section: Resultsmentioning

confidence: 99%

See 2 more Smart Citations

Fault protection of quasi-delay-insensitive pipeline models using efficient coding for asynchronous network-on-chip

Siddagangappa,

Dunthur Krishnagowda,

Tumkur Srinivas Murthy

2024

IJEECS

View full text Add to dashboard Cite

<div align="center"><span>One promising approach for creating the chip-level connection of multiprocessing system on chip (MPSoC) is asynchronous logic. However, asynchronous systems are susceptible to errors. In this manuscript, the efficient fault-tolerant (FT) quasi-delay-insensitive (QDI) pipeline modules are designed using a delay-insensitive redundant check (DIRC) coding mechanism. The DIRC coding approach can tolerate single and multi-bit transient faults (TFs) in QDI-pipeline modules. The 4-phase 1-of-n coding approach incorporates DIRC-based QDI pipeline stages to strengthen the asynchronous links against TFs. The DIRC-based QDI pipeline stages are further used as asynchronous links in asynchronous network-on-chip ((NoC) for fault-free communication. The performance metrics like chip area, delay, and power parameters are evaluated in detail against different data widths for both basic unprotected and DIRC-based QDI pipeline modules. <br /> The DIRC-based QDI-pipeline module with 1-of-4 code uses only <2% chip area with a delay of 7.4 ns and power of 117 mW on Artix-7 chip for data width 128. The code rate of the proposed work decreased by 33.33% for both 1-of-2 and 1-of-4 codes in DIRC-based QDI-pipeline modules.</span></div>

show abstract

Section: Resultsmentioning

confidence: 95%

Section: Resultsmentioning

confidence: 99%

See 1 more Smart Citation

Fault protection of quasi-delay-insensitive pipeline models using efficient coding for asynchronous network-on-chip

Siddagangappa,

Dunthur Krishnagowda,

Tumkur Srinivas Murthy

2024

IJEECS

View full text Add to dashboard Cite

show abstract

“…Error detection and error correction have not been covered in this paper. If these properties are an issue, the concepts presented in [25,26] can be consulted additionally. In this context, it should also be mentioned that the extra bit encoded by the DS protocol is very robust, which might be advantageous for transmitting specifically sensitive information; for details see [8].…”

Section: Discussionmentioning

confidence: 99%

“…The local cycle time is now obtained by analyzing the longest cycle in this graph, which is marked by the orange arrows in the figure. Equation (26) shows the resulting expression for the local cycle time of the WCHB pipeline, which corresponds to the time it takes for one code word and one spacer to pass though one pipeline stage.…”

Section: Performance/delay Analysismentioning

confidence: 99%

Novel Approaches for Efficient Delay-Insensitive Communication

Huemer

Steininger

2019

JLPEA

Self Cite

View full text Add to dashboard Cite

The increasing complexity and modularity of contemporary systems, paired with increasing parameter variabilities, makes the availability of flexible and robust, yet efficient, module-level interconnections instrumental. Delay-insensitive codes are very attractive in this context. There is considerable literature on this topic that classifies delay-insensitive communication channels according to the protocols (return-to-zero versus non-return-to-zero) and with respect to the codes (constant-weight versus systematic), with each solution having its specific pros and cons. From a higher abstraction, however, these protocols and codes represent corner cases of a more comprehensive solution space, and an exploration of this space promises to yield interesting new approaches. This is exactly what we do in this paper. More specifically, we present a novel coding scheme that combines the benefits of constant-weight codes, namely simple completion detection, with those of systematic codes, namely zero-effort decoding. We elaborate an approach for composing efficient “Partially Systematic Constant Weight” codes for a given data word length. In addition, we explore cost-efficient and orphan-free implementations of completion detectors for both, as well as suitable encoders and decoders. With respect to the protocols, we investigate the use of multiple spacers in return-to-zero protocols. We show that having a choice between multiple spacers can be beneficial with respect to energy efficiency. Alternatively, the freedom to choose one of multiple spacers can be leveraged to transfer information, thus turning the original return-to-zero protocol into a (very basic version of a) non-return-to-zero protocol. Again, this intermediate solution can combine benefits from both extremes. For all proposed solutions we provide quantitative comparisons that cover the whole relevant design space. In particular, we derive coding efficiency, power efficiency, as well as area effort for pipelined and non-pipelined communication channels. This not only gives evidence for the benefits and limitations of the presented novel schemes—our hope is that this paper can serve as a reference for designers seeking an optimized delay-insensitive code/protocol/implementation for their specific application.

show abstract

A new coding scheme for fault tolerant 4-phase delay-insensitive codes

Cited by 2 publications

References 9 publications

Fault protection of quasi-delay-insensitive pipeline models using efficient coding for asynchronous network-on-chip

Fault protection of quasi-delay-insensitive pipeline models using efficient coding for asynchronous network-on-chip

Novel Approaches for Efficient Delay-Insensitive Communication

Contact Info

Product

Resources

About